From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7254E3BCD00 for ; Fri, 29 May 2026 10:11:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780049479; cv=none; b=a9O+bmMj7SGganXiioLI2BdoZIYwelXwQBjE3lS6dbWDin/f9snE/bNyrt25kf5E8EUN+IN3M3DRQTnW3E4ph7eOOvKucCTinNLjjWTVD4I9sRQB9eHHNAWIl8ZSYORGV6vH7AkIOzbjI9AfxCCbVj+Z1/8UTsoOUq2yNmWaOaE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780049479; c=relaxed/simple; bh=E+DU5t1fa+GGm9oeyXG4fh5KMGGkdFZ36DmmYawGniA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ZL4bGC+kw3F7q1eluTua2TRC1j8ylW3w3Z9SqPQ5LOVJDMNhWI6XNP/7arrZbBb1g7WxDK9Fe65W/F9D06eNLaMBExc1ILrQruRwmVWQm8IyogvzjPzQyKcSzJAXbknhZpqOe3Pt3XJQIIRIbhNHnGwX9smKtD14mOlZDUlbmqM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hmKEtXnd; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hmKEtXnd" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4904fd4f6aeso60589135e9.2 for ; Fri, 29 May 2026 03:11:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780049475; x=1780654275; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=w+aM/24gP63Krqe0+2Zo2UxbF+//YntcPeOEzBEtHfs=; b=hmKEtXndCkiF/4sJZPZpY/VBz7eTE8cgOwrjxKazxpZbbj0+zhV8z9BsLisEX6lrmi kRWPDXcpXadDfx0E/XphP8EbawPJBrgaAvIdvpgMF0GVJwJe+bt7Wkj+Nn4GbfK1XKQm TQEjG7bm0vOEgX+aC4Px+S1axPIN35KqdtwYG7Z089b4MfcDScVesk00v+CuVabpiDeZ OdjVRH+VEa5lXMDxFFXw7vSPDxnqWSWGXIDsI20G2JNWJ7RU7csLR6g0rP3KV/cK24aP bLghZuNSBBqoUFng/ARXF8Pm/LSzUVYyl1w27rbB5TFaTAszB+oVx5aejXr3svp7HLke Q6kA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780049475; x=1780654275; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=w+aM/24gP63Krqe0+2Zo2UxbF+//YntcPeOEzBEtHfs=; b=WNJyo+La/vw6aExAro98eDaWbkgbwLScpJhkXfjm5KwfvYweFkqJT0aq1rsDRp0kXn xbo9AB/4Vr0TAy4+iaeIA5n9wNHL9y0AXE47AM6PlZTsa1ltpGG6phh10n8XxPi9qnof y+kXyY8mfAQKyoK03IExQQHwWKhgPO/yHrIFjkUeaUZPcHnG+WZJMnAbG5ICB21Q2eIp pHHA9DBlfQ/e1HjUpG6vd9AtTfDsldWrBIpaGKYlwIgPh78ln7E0geOB1U8JEudBUTY3 Mi5v8pDrK/45OO4VOMFrBKw3fJ8ktRGjk1zco9E5bAK/CrL6ounFEz8d/NXhLNKXhv1b mf6Q== X-Gm-Message-State: AOJu0YyVLe5OuVklBSr2HLA4X6hYWPFEybY531LkRlQPIGM69OSHpSsi e4to7sb492tLz5lPEs/DOBnE0MMGxxLlNmbfn4qbMxWKZEwhWlrk9R/LLfdGRA== X-Gm-Gg: Acq92OEeEBCGpDRdFgYIJ+vuSo+VIg4hqzWNIQfAMTFPsnbKANOB9DhxnPqhURLrebQ jxNDePWnjXPDJV1bJKGF0aWll0AHcQPegKkNdxcZTsiiHbHLj6lMyIRzGDKynaumAlLV4uq8ZB0 wkgULNFpGArbLq9z8Tevx+LTDIfEreZa1k2gQm/kQSMZP1faTad62yIN/YKwlRXwL+CuWeMURar 91TpTxsT7yJ+nNfrmLJBywjtRBnHYGZvRv+og01TpMaFOlzJ/w6R71GX5YltLMeX6NVeNM8/4j8 e8DmX/orOgS3AAqBUPs/zsSwrrRllAt5QESCGCh9F+SoHdBsCgEkKVzqbYQtqCGj6g9Jny5eD54 PsWzJ2XhAEcHSGO0L7lr2FKrv0qVyhnCI9GM9gwA8d9ow0xGmY2JnFEPet6cP7BxeiVsXlw1P1j nUwLrn9GxJSRk60O6CjLiFi139xl970EK6UzgDz0t27GvKBv4W6bA/Wu62N6z5SvsuaQO0EUWMP kHv3B/6YEHoG8eQWkt48HVk5wJl1MjY71nXF+QUhyaBk90= X-Received: by 2002:a05:600c:468a:b0:490:9588:bdb6 with SMTP id 5b1f17b1804b1-4909c0c9b87mr40354715e9.33.1780049474638; Fri, 29 May 2026 03:11:14 -0700 (PDT) Received: from Lord-Beerus.station (net-93-144-20-233.cust.dsl.teletu.it. [93.144.20.233]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4909caa7faasm34551025e9.11.2026.05.29.03.11.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 May 2026 03:11:14 -0700 (PDT) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Subject: [PATCH v1 4/4] arm64: dts: imx93-var-som-symphony: enable TPM3 PWM Date: Fri, 29 May 2026 12:10:51 +0200 Message-ID: <7fa810b0227fde0205eb0fdefc6a6ef9cfb279eb.1780049085.git.stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Stefano Radaelli Enable TPM3 on the Symphony carrier board and add the pinctrl states for the PWM output and sleep configuration. Signed-off-by: Stefano Radaelli --- .../dts/freescale/imx93-var-som-symphony.dts | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx93-var-som-symphony.dts b/arch/arm64/boot/dts/freescale/imx93-var-som-symphony.dts index 23b359e39094..7f79cd7e7a4c 100644 --- a/arch/arm64/boot/dts/freescale/imx93-var-som-symphony.dts +++ b/arch/arm64/boot/dts/freescale/imx93-var-som-symphony.dts @@ -325,6 +325,13 @@ &lpuart7 { status = "okay"; }; +&tpm3 { + pinctrl-0 = <&pinctrl_tpm3>; + pinctrl-1 = <&pinctrl_tpm3_sleep>; + pinctrl-names = "default", "sleep"; + status = "okay"; +}; + &usbotg1 { dr_mode = "otg"; hnp-disable; @@ -447,6 +454,18 @@ MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10 0x31e >; }; + pinctrl_tpm3: tpm3grp { + fsl,pins = < + MX93_PAD_GPIO_IO24__TPM3_CH3 0x51e + >; + }; + + pinctrl_tpm3_sleep: tpm3sleepgrp { + fsl,pins = < + MX93_PAD_GPIO_IO24__GPIO2_IO24 0x51e + >; + }; + pinctrl_uart1: uart1grp { fsl,pins = < MX93_PAD_UART1_RXD__LPUART1_RX 0x31e -- 2.47.3