From: Andrzej Hajda <andrzej.hajda@intel.com>
To: Rex-BC Chen <rex-bc.chen@mediatek.com>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>,
<chunkuang.hu@kernel.org>, <matthias.bgg@gmail.com>,
<narmstrong@baylibre.com>, <robert.foss@linaro.org>,
<daniel@ffwll.ch>, <airlied@linux.ie>, <p.zabel@pengutronix.de>
Cc: <xji@analogixsemi.com>, <devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-mediatek@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
Jitao Shi <jitao.shi@mediatek.com>
Subject: Re: [v9,2/3] drm/mediatek: implement the DSI hs packets aligned
Date: Fri, 14 Jan 2022 12:11:38 +0100 [thread overview]
Message-ID: <86b76e9f-96b0-7d54-bd38-449745e30aa2@intel.com> (raw)
In-Reply-To: <f858dd4aaa35fa3eb969baf887f038c3593232e5.camel@mediatek.com>
On 14.01.2022 11:20, Rex-BC Chen wrote:
> Hello AngeloGioacchino,
>
> Thanks for your review.
> I will modify this in next version.
>
> BRs,
> Rex-BC Chen
>
> On Fri, 2022-01-14 at 10:36 +0100, AngeloGioacchino Del Regno wrote:
>> Il 14/01/22 10:21, Rex-BC Chen ha scritto:
>>> Some DSI RX devices require the packets on all lanes aligned at the
>>> end.
>>> Otherwise, there will be some issues of shift or scroll for screen.
>>>
>>> Signed-off-by: Jitao Shi <jitao.shi@mediatek.com>
>>> Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
>> Hello,
>> thanks for the patch! However, there's something to improve...
>>
>>> ---
>>> drivers/gpu/drm/mediatek/mtk_dsi.c | 12 ++++++++++++
>>> 1 file changed, 12 insertions(+)
>>>
>>> diff --git a/drivers/gpu/drm/mediatek/mtk_dsi.c
>>> b/drivers/gpu/drm/mediatek/mtk_dsi.c
>>> index 5d90d2eb0019..ccdda15f5a66 100644
>>> --- a/drivers/gpu/drm/mediatek/mtk_dsi.c
>>> +++ b/drivers/gpu/drm/mediatek/mtk_dsi.c
>>> @@ -195,6 +195,8 @@ struct mtk_dsi {
>>> struct clk *hs_clk;
>>>
>>> u32 data_rate;
>>> + /* force dsi line end without dsi_null data */
>>> + bool hs_packet_end_aligned;
>> There's no need to introduce a new variable here...
>>>
>>> unsigned long mode_flags;
>>> enum mipi_dsi_pixel_format format;
>>> @@ -500,6 +502,13 @@ static void mtk_dsi_config_vdo_timing(struct
>>> mtk_dsi *dsi)
>>> DRM_WARN("HFP + HBP less than d-phy, FPS will under
>>> 60Hz\n");
>>> }
>>>
>>> + if (dsi->hs_packet_end_aligned) {
>> You can simply check mode_flags here:
>> if (dsi->mode_flags & MIPI_DSI_HS_PKT_END_ALIGNED) {
>>
>>> + horizontal_sync_active_byte =
>>> roundup(horizontal_sync_active_byte, dsi->lanes) - 2;
>>> + horizontal_frontporch_byte =
>>> roundup(horizontal_frontporch_byte, dsi->lanes) - 2;
>>> + horizontal_backporch_byte =
>>> roundup(horizontal_backporch_byte, dsi->lanes) - 2;
>>> + horizontal_backporch_byte -= (vm->hactive *
>>> dsi_tmp_buf_bpp + 2) % dsi->lanes;
>>> + }
>>> +
And if you could add comment explaining the magic here it would be nice.
Regards
Andrzej
>>> writel(horizontal_sync_active_byte, dsi->regs + DSI_HSA_WC);
>>> writel(horizontal_backporch_byte, dsi->regs + DSI_HBP_WC);
>>> writel(horizontal_frontporch_byte, dsi->regs + DSI_HFP_WC);
>>> @@ -794,6 +803,9 @@ static int mtk_dsi_host_attach(struct
>>> mipi_dsi_host *host,
>>> dsi->lanes = device->lanes;
>>> dsi->format = device->format;
>>> dsi->mode_flags = device->mode_flags;
>>> + dsi->hs_packet_end_aligned = (dsi->mode_flags &
>>> + MIPI_DSI_HS_PKT_END_ALIGNED)
>>> + ? true : false;
>> ...so there's no need for this one, either.
>>
>>>
>>> return 0;
>>> }
>>>
>> Regards,
>> - Angelo
>>
next prev parent reply other threads:[~2022-01-14 11:12 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-01-14 9:21 [v9,0/3] force hsa hbp hfp packets multiple of lanenum to avoid screen shift Rex-BC Chen
2022-01-14 9:21 ` [v9,1/3] drm/dsi: transfer DSI HS packets ending at the same time Rex-BC Chen
2022-01-14 9:59 ` AngeloGioacchino Del Regno
2022-01-14 9:21 ` [v9,2/3] drm/mediatek: implement the DSI hs packets aligned Rex-BC Chen
2022-01-14 9:36 ` AngeloGioacchino Del Regno
2022-01-14 10:20 ` Rex-BC Chen
2022-01-14 11:11 ` Andrzej Hajda [this message]
2022-01-18 2:29 ` Rex-BC Chen
2022-01-14 9:21 ` [v9,3/3] drm/bridge: anx7625: config hs packets end aligned to avoid screen shift Rex-BC Chen
2022-01-14 9:57 ` [v9, 3/3] " AngeloGioacchino Del Regno
2022-01-14 10:27 ` [v9,3/3] " Xin Ji
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=86b76e9f-96b0-7d54-bd38-449745e30aa2@intel.com \
--to=andrzej.hajda@intel.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=airlied@linux.ie \
--cc=angelogioacchino.delregno@collabora.com \
--cc=chunkuang.hu@kernel.org \
--cc=daniel@ffwll.ch \
--cc=devicetree@vger.kernel.org \
--cc=jitao.shi@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=narmstrong@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=rex-bc.chen@mediatek.com \
--cc=robert.foss@linaro.org \
--cc=xji@analogixsemi.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
Powered by JetHome