From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932956AbeBLI63 (ORCPT ); Mon, 12 Feb 2018 03:58:29 -0500 Received: from foss.arm.com ([217.140.101.70]:37558 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932630AbeBLI62 (ORCPT ); Mon, 12 Feb 2018 03:58:28 -0500 Date: Mon, 12 Feb 2018 08:57:36 +0000 Message-ID: <86po5ah9fj.wl-marc.zyngier@arm.com> From: Marc Zyngier To: Shanker Donthineni Cc: Will Deacon , Christoffer Dall , linux-kernel , linux-arm-kernel , kvmarm , Paolo Bonzini , Catalin Marinas , Vikram Sethi , Sean Campbell , Thomas Speier Subject: Re: [PATCH] arm64: Add missing Falkor part number for branch predictor hardening In-Reply-To: <1518398175-28378-1-git-send-email-shankerd@codeaurora.org> References: <1518398175-28378-1-git-send-email-shankerd@codeaurora.org> User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM/1.14.9 (=?ISO-8859-4?Q?Goj=F2?=) APEL/10.8 EasyPG/1.0.0 Emacs/25.1 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO) Organization: ARM Ltd MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Content-Type: text/plain; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 12 Feb 2018 01:16:15 +0000, Shanker Donthineni wrote: > > References to CPU part number MIDR_QCOM_FALKOR were dropped from the > mailing list patch due to mainline/arm64 branch dependency. So this > patch adds the missing part number. > > Fixes: ec82b567a74f ("arm64: Implement branch predictor hardening for Falkor") > Signed-off-by: Shanker Donthineni > --- > arch/arm64/kernel/cpu_errata.c | 9 +++++++++ > arch/arm64/kvm/hyp/switch.c | 4 +++- > 2 files changed, 12 insertions(+), 1 deletion(-) > > diff --git a/arch/arm64/kernel/cpu_errata.c b/arch/arm64/kernel/cpu_errata.c > index 0782359..52f15cd 100644 > --- a/arch/arm64/kernel/cpu_errata.c > +++ b/arch/arm64/kernel/cpu_errata.c > @@ -408,6 +408,15 @@ static int qcom_enable_link_stack_sanitization(void *data) > }, > { > .capability = ARM64_HARDEN_BRANCH_PREDICTOR, > + MIDR_ALL_VERSIONS(MIDR_QCOM_FALKOR), > + .enable = qcom_enable_link_stack_sanitization, > + }, > + { > + .capability = ARM64_HARDEN_BP_POST_GUEST_EXIT, > + MIDR_ALL_VERSIONS(MIDR_QCOM_FALKOR), > + }, > + { > + .capability = ARM64_HARDEN_BRANCH_PREDICTOR, > MIDR_ALL_VERSIONS(MIDR_BRCM_VULCAN), > .enable = enable_smccc_arch_workaround_1, > }, > diff --git a/arch/arm64/kvm/hyp/switch.c b/arch/arm64/kvm/hyp/switch.c > index 116252a8..870f4b1 100644 > --- a/arch/arm64/kvm/hyp/switch.c > +++ b/arch/arm64/kvm/hyp/switch.c > @@ -407,8 +407,10 @@ int __hyp_text __kvm_vcpu_run(struct kvm_vcpu *vcpu) > u32 midr = read_cpuid_id(); > > /* Apply BTAC predictors mitigation to all Falkor chips */ > - if ((midr & MIDR_CPU_MODEL_MASK) == MIDR_QCOM_FALKOR_V1) > + if (((midr & MIDR_CPU_MODEL_MASK) == MIDR_QCOM_FALKOR) || > + ((midr & MIDR_CPU_MODEL_MASK) == MIDR_QCOM_FALKOR_V1)) { > __qcom_hyp_sanitize_btac_predictors(); > + } > } > > fp_enabled = __fpsimd_enabled(); Acked-by: Marc Zyngier I'd suggest this goes via the arm64 tree as a matter of consistency with the rest of the variant-2 series. Thanks, M. -- Jazz is not dead, it just smell funny.