From: "Björn Töpel" <bjorn@kernel.org>
To: Xu Lu <luxu.kernel@bytedance.com>,
paul.walmsley@sifive.com, palmer@dabbelt.com,
aou@eecs.berkeley.edu
Cc: lihangjing@bytedance.com, xieyongji@bytedance.com,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
Xu Lu <luxu.kernel@bytedance.com>
Subject: Re: [PATCH] riscv: mm: Fix alignment of phys_ram_base
Date: Tue, 03 Dec 2024 12:49:49 +0100 [thread overview]
Message-ID: <871pypq942.fsf@all.your.base.are.belong.to.us> (raw)
In-Reply-To: <20241202101601.48284-1-luxu.kernel@bytedance.com>
Xu Lu <luxu.kernel@bytedance.com> writes:
> This commit fixes the alignment of phys_ram_base in RISC-V.
>
> In sparse vmemmap model, the virtual address of vmemmap is calculated as:
> '(struct page *)VMEMMAP_START - (phys_ram_base >> PAGE_SHIFT)'.
> And the struct page's va can be calculated with an offset:
> 'vmemmap + (pfn)'.
>
> However, when initializing struct pages, kernel actually starts from the
> first page from the same section that phys_ram_base belongs to. If the
> first page's physical address is not 'phys_ram_base >> PAGE_SHIFT', then
> we get an va below VMEMMAP_START when calculating va for it's struct page.
Nice catch! I managed to reproduce this on a hacked qemu virt machine.
> For example, if phys_ram_base starts from 0x82000000 with pfn 0x82000, the
> first page in the same section is actually pfn 0x80000. During
> init_unavailage_range, we will initialize struct page for pfn 0x80000
"init_unavailable_range()" spelling for greppability.
> with virtual address '(struct page *)VMEMMAP_START - 0x2000', which is
> below VMEMMAP_START as well as PCI_IO_END.
>
> This commit fixes this bug by aligning phys_ram_base with SECTION_SIZE.
>
> Signed-off-by: Xu Lu <luxu.kernel@bytedance.com>
Please add a fixes tag.
> ---
> arch/riscv/mm/init.c | 5 ++++-
> 1 file changed, 4 insertions(+), 1 deletion(-)
>
> diff --git a/arch/riscv/mm/init.c b/arch/riscv/mm/init.c
> index 0e8c20adcd98..9866de267b74 100644
> --- a/arch/riscv/mm/init.c
> +++ b/arch/riscv/mm/init.c
> @@ -59,6 +59,8 @@ EXPORT_SYMBOL(pgtable_l4_enabled);
> EXPORT_SYMBOL(pgtable_l5_enabled);
> #endif
>
> +#define RISCV_MEMSTART_ALIGN (1UL << SECTION_SIZE_BITS)
> +
> phys_addr_t phys_ram_base __ro_after_init;
> EXPORT_SYMBOL(phys_ram_base);
>
> @@ -241,7 +243,8 @@ static void __init setup_bootmem(void)
> * at worst, we map the linear mapping with PMD mappings.
> */
> if (!IS_ENABLED(CONFIG_XIP_KERNEL))
> - phys_ram_base = memblock_start_of_DRAM() & PMD_MASK;
> + phys_ram_base = round_down(memblock_start_of_DRAM(),
> + RISCV_MEMSTART_ALIGN);
No need to wrap this line. Also, is the RISCV_MEMSTART_ALIGN define
really needed?
The kernel test robot had some build issues as well!
Björn
next prev parent reply other threads:[~2024-12-03 11:49 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-12-02 10:16 Xu Lu
2024-12-02 16:15 ` kernel test robot
2024-12-03 11:49 ` Björn Töpel [this message]
2024-12-03 13:37 ` [External] " Xu Lu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=871pypq942.fsf@all.your.base.are.belong.to.us \
--to=bjorn@kernel.org \
--cc=aou@eecs.berkeley.edu \
--cc=lihangjing@bytedance.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=luxu.kernel@bytedance.com \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=xieyongji@bytedance.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®