From: "Björn Töpel" <bjorn@kernel.org>
To: "Clément Léger" <cleger@rivosinc.com>,
"Paul Walmsley" <paul.walmsley@sifive.com>,
"Palmer Dabbelt" <palmer@dabbelt.com>,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Cc: "Clément Léger" <cleger@rivosinc.com>,
"Himanshu Chauhan" <hchauhan@ventanamicro.com>,
"Anup Patel" <apatel@ventanamicro.com>,
"Xu Lu" <luxu.kernel@bytedance.com>,
"Atish Patra" <atishp@atishpatra.org>
Subject: Re: [PATCH v4 1/4] riscv: add SBI SSE extension definitions
Date: Tue, 20 May 2025 19:38:35 +0200 [thread overview]
Message-ID: <87ldqri3ms.fsf@all.your.base.are.belong.to.us> (raw)
In-Reply-To: <20250516152355.560448-2-cleger@rivosinc.com>
Clément Léger <cleger@rivosinc.com> writes:
> Add needed definitions for SBI Supervisor Software Events extension [1].
> This extension enables the SBI to inject events into supervisor software
> much like ARM SDEI.
>
> [1] https://lists.riscv.org/g/tech-prs/message/515
>
> Signed-off-by: Clément Léger <cleger@rivosinc.com>
After you reviewed the checkpatch output, feel free to add:
Reviewed-by: Björn Töpel <bjorn@rivosinc.com>
next prev parent reply other threads:[~2025-05-20 17:38 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-16 15:23 [PATCH v4 0/4] riscv: add support for SBI Supervisor Software Events Clément Léger
2025-05-16 15:23 ` [PATCH v4 1/4] riscv: add SBI SSE extension definitions Clément Léger
2025-05-20 17:38 ` Björn Töpel [this message]
2025-05-16 15:23 ` [PATCH v4 2/4] riscv: add support for SBI Supervisor Software Events extension Clément Léger
2025-05-20 18:05 ` Björn Töpel
2025-05-22 9:50 ` Clément Léger
2025-05-16 15:23 ` [PATCH v4 3/4] drivers: firmware: add riscv SSE support Clément Léger
2025-05-20 19:02 ` Björn Töpel
2025-05-23 9:14 ` Clément Léger
2025-05-16 15:23 ` [PATCH v4 4/4] perf: RISC-V: add support for SSE event Clément Léger
2025-05-20 17:37 ` [PATCH v4 0/4] riscv: add support for SBI Supervisor Software Events Björn Töpel
2025-05-21 7:46 ` [PATCH v4 3/4] drivers: firmware: add riscv SSE support Qingfang Deng
2025-05-22 9:55 ` Clément Léger
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87ldqri3ms.fsf@all.your.base.are.belong.to.us \
--to=bjorn@kernel.org \
--cc=apatel@ventanamicro.com \
--cc=atishp@atishpatra.org \
--cc=cleger@rivosinc.com \
--cc=hchauhan@ventanamicro.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=luxu.kernel@bytedance.com \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®