From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr2-f12.google.com (mail-wr2-f12.google.com [74.125.225.76]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A33EB3AEB37 for ; Fri, 25 Sep 2026 14:03:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.76 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790345014; cv=none; b=OoMwnhZ1xe/9CCY7rDoOKOu1lCpZyXJfb6x7COMOmOkp2M4Q3Ny5YUBnsi6ageq3/FxmIJXO5VTFJn2EWsILOyfLsyrWTb/6Jj68CS3i4A7JBmc7eVTWKjFyleAwov4z2o5BAYCdoFE8AKjgQ54YNv0v/sk/rXUlUj2CiFDLyiA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790345014; c=relaxed/simple; bh=1S25ff3a10i5jgcwdd292+83kpwqEbWeyjOfQ+vR4xs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PS+GWEgRzgsBhF6cLNVOg7N5MWzILuUzhB04hEoNFqxbP7hlO+bEFdKWddvKWy8+asB1WabLAJ+d+zKvA2sT77949A/9FUREZcyMYHbasyUmQowYZS08FPBNPGPMoSqz34fijj9b3ZrAGknv7GDm7MhKlX8pO4tgSmgMpyRzlMk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=K+hud2wV; arc=none smtp.client-ip=74.125.225.76 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="K+hud2wV" Received: by mail-wr2-f12.google.com with SMTP id ffacd0b85a97d-482f635552aso702035f8f.2 for ; Fri, 25 Sep 2026 07:03:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1790345009; x=1790949809; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=xopiYxGPj9INBQ2Ad+Fq5xes3WLVlVU5Jgqg0HhR1Co=; b=K+hud2wVSkgcje2Ov86eM8mIXCAxMDWwdiLvnb3iFSOVAPtV0vuzcbsbFJEMJ6Ltp0 RTU5I4GZX8c0ofvagUDzBJvWoOKLmYgLid2Ni+ZtX0nIyj/BNdduUkx7XjzVQygZw80r rEuaqLLwUdETIrv2E0dCNM02eNu0qENuppLyMOu55jO0ig+ubESxk2VDKQ8cw2PoYdNh j0rgjTLt+AS8AjemthmrBcF3CEO937SSM6j3L496ANDEW+1PCAt3HY4+kUa8rIBfCuK0 bCLLEcTFE5gWfo2X/ySmaFIl82LjJJSmjIYndCB7KIR61pzKXZS/r/1xQVfxo9AjTgnt oZiA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1790345009; x=1790949809; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=xopiYxGPj9INBQ2Ad+Fq5xes3WLVlVU5Jgqg0HhR1Co=; b=mPCItuTz0STlQTEIndDKAXZRjQuAWVzuDuJIlotoMOFDdBu/xBereB7RtBPaH1SwA1 K0Lq4SUekY7vL+Wi7cC2RL8T9hEmNLGtwHJ4DcCHjNuVvPZ5UEnojklYHGlhHFHGGLJN 3XO3WcaRciBsx4o8hqTDFaT+wxzwDGG37RqoMYgzt/W4VpI8BH/tHtFsWudZuUSdtNHi rGgt05V7hni/mX/xYcesUHTgmBXzhIA1sjagE+8nOElczgEYAIPXkbxTrBNeHk/J+usm DLclmqQqrZgBvEeH6BEwObpDq4qoG/GaYIh+cvR+0cnUSiBblkptGvLkD8PGkqUesk73 Vs0Q== X-Forwarded-Encrypted: i=1; AKwUvBymYdg3wMBsNNyOrbn3j/zeTym1wis6SDKarp3X8vxCkYmxsYFE8RxXdoHLb9Ls6oAZuQ9lEpHQySxoJoM=@vger.kernel.org X-Gm-Message-State: AFuF++kBXPLz5Z+V3TCJoNAgG0vTYGsgW3UmoblIjJEL8NMkcf9Qakuq z2sGmKSGhLgDIWC04XauADvmc7DY/AqzPv2Fin+eamqLcWdfnxoQRkIa X-Gm-Gg: AYBFou0AUmxXK/Hdf25uhnqaPWICZXv6poAZdBzSru0nhkkHc9vsk+GNIHqhXQgYfBA 724DWDPXGYX7P8qj8NpgKmh4EZozOT/DBM1YoKCDv0B/e461q/12ZdYZIj7mM55pC5s1sB8P/y9 RZGdrzWf7Shi8VMc/7wlvL2v+zNaMJwIeEq/eK4ghyJ0Wv0X4w/aNp4u2h2WNJetDBlYIJ9pgNp GojSWm6w+KFfHSCQPwWddh/Ug/zUl7hZDFjKftLNI+DVy60YEIv/+tYSi+7ejRyMtd9tJEKRW8t nECPb41eZQWoOnJNDbGEV28mHfP/W3ErkmJOn8N7n30Tkjdet6NrxCAXuorCpQToD79jHzi10S6 VhmehDhIshDv6/PDhHFc8+pDwtY480p/czOBTrs7Fo6PuIvp/Z/4kmB5jbNbP72TGRzAecaXwh+ 6Rq/a0UdaM2kU+oLL+vtguyH+0ZI2f3BwrKn5XdoOJzS8Eujl/v14ZgEspmB+J4KSxYKiLmOx4s CKSIUCQH782FpfOSLCAS7ZoP0Qkli1obmA+d93inrfW3PxP9cbE/6TrwT9MjfsI/RoAP4MQ/LDw pCx61qJkVp7TZxSLURIG8+U= X-Received: by 2002:a05:6000:2289:b0:487:f37:7ec4 with SMTP id ffacd0b85a97d-48872a806b0mr10397936f8f.24.1790345008272; Fri, 25 Sep 2026 07:03:28 -0700 (PDT) Received: from Lord-Beerus.station ([31.27.155.43]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4887a355c65sm7522431f8f.19.2026.09.25.07.03.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Sep 2026 07:03:27 -0700 (PDT) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: Frank Li , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Shawn Guo , Daniel Baluta , Joseph Guo , Josua Mayer , Ernest Van Hoecke , Mehmet Fide , Francesco Dolcini , Markus Niebel , Maud Spierings , Hugo Villeneuve , Stefan Eichenberger , netdev@vger.kernel.org Subject: [PATCH v1 03/11] ARM: dts: imx6ul: Add Variscite SoM and DART base files Date: Fri, 25 Sep 2026 16:02:20 +0200 Message-ID: <888149bd87b619a1706d3befefa5f873d746a9dc.1790344389.git.stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Stefano Radaelli Add shared DTSI files for the VAR-SOM-6UL and DART-6UL modules and SoC-specific wrappers for i.MX6UL, i.MX6ULL and i.MX6ULZ. Keep storage, audio and carrier options in separate DTSI files so board variants can include the hardware assembled on each board. Signed-off-by: Stefano Radaelli --- .../dts/nxp/imx/imx6ul-imx6ull-var-dart.dtsi | 205 ++++++++++++++++++ .../dts/nxp/imx/imx6ul-imx6ull-var-som.dtsi | 201 +++++++++++++++++ .../arm/boot/dts/nxp/imx/imx6ul-var-dart.dtsi | 31 +++ arch/arm/boot/dts/nxp/imx/imx6ul-var-som.dtsi | 31 +-- .../boot/dts/nxp/imx/imx6ull-var-dart.dtsi | 31 +++ .../arm/boot/dts/nxp/imx/imx6ull-var-som.dtsi | 31 ++- .../boot/dts/nxp/imx/imx6ulz-var-dart.dtsi | 38 ++++ .../arm/boot/dts/nxp/imx/imx6ulz-var-som.dtsi | 38 ++++ 8 files changed, 569 insertions(+), 37 deletions(-) create mode 100644 arch/arm/boot/dts/nxp/imx/imx6ul-imx6ull-var-dart.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx6ul-imx6ull-var-som.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx6ul-var-dart.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx6ull-var-dart.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx6ulz-var-dart.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx6ulz-var-som.dtsi diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-imx6ull-var-dart.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ul-imx6ull-var-dart.dtsi new file mode 100644 index 000000000000..3cbfea6e2b24 --- /dev/null +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-imx6ull-var-dart.dtsi @@ -0,0 +1,205 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com + */ + +/ { + memory@80000000 { + device_type = "memory"; + reg = <0x80000000 0x20000000>; + }; + + /* ref_clk for micrel ethernet phy */ + rmii_ref_clk: clock-rmii-ref { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <25000000>; + clock-output-names = "rmii-ref"; + }; + + reg_3p3v: regulator-3p3v { + compatible = "regulator-fixed"; + regulator-name = "3P3V"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + reg_gpio_dvfs: regulator-gpio-dvfs { + compatible = "regulator-gpio"; + regulator-name = "gpio_dvfs"; + regulator-min-microvolt = <1300000>; + regulator-max-microvolt = <1400000>; + regulator-type = "voltage"; + gpios = <&gpio4 13 GPIO_ACTIVE_HIGH>; + states = <1300000 0x1 + 1400000 0x0>; + }; + + touch_3v3_regulator: regulator-touch-3v3 { + compatible = "regulator-fixed"; + regulator-name = "touch_3v3_supply"; + regulator-always-on; + }; +}; + +&clks { + assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>; + assigned-clock-rates = <786432000>; +}; + +&cpu0 { + arm-supply = <®_arm>; + soc-supply = <®_soc>; +}; + +&fec1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_enet1>, <&pinctrl_enet1_gpio>, <&pinctrl_enet1_mdio>; + phy-mode = "rmii"; + phy-handle = <ðphy0>; + status = "okay"; + + mdio { + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@1 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <1>; + clocks = <&rmii_ref_clk>; + clock-names = "rmii-ref"; + reset-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>; + reset-assert-us = <10000>; + reset-deassert-us = <100000>; + micrel,rmii-reference-clock-select-25-mhz = <1>; + micrel,led-mode = <1>; + }; + }; +}; + +&i2c2 { + clock-frequency = <100000>; + pinctrl-names = "default", "gpio"; + pinctrl-0 = <&pinctrl_i2c2>; + pinctrl-1 = <&pinctrl_i2c2_gpio>; + scl-gpios = <&gpio1 30 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios = <&gpio1 31 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status = "okay"; +}; + +&pxp { + status = "okay"; +}; + +&snvs_poweroff { + status = "okay"; +}; + +&snvs_pwrkey { + status = "okay"; +}; + +&tsc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_tsc>; + xnur-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>; + measure-delay-time = <0xffff>; + pre-charge-time = <0xfff>; + status = "okay"; +}; + +/* Bluetooth UART */ +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + uart-has-rtscts; + status = "okay"; +}; + +&iomuxc { + pinctrl_enet1: enet1-grp { + fsl,pins = < + MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN 0x1b0b0 + MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER 0x1b0b0 + MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0 + MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0 + MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN 0x1b0b0 + MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0 + MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0 + MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1 0x4001b031 + >; + }; + + pinctrl_enet1_mdio: enet1-mdio-grp { + fsl,pins = < + MX6UL_PAD_GPIO1_IO06__ENET1_MDIO 0x1b0b0 + MX6UL_PAD_GPIO1_IO07__ENET1_MDC 0x1b0b0 + >; + }; + + pinctrl_i2c2: i2c2-grp { + fsl,pins = < + MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0 + MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0 + >; + }; + + pinctrl_i2c2_gpio: i2c2-gpio-grp { + fsl,pins = < + MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30 0x1b0b0 + MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31 0x1b0b0 + >; + }; + + pinctrl_tsc: tsc-grp { + fsl,pins = < + MX6UL_PAD_GPIO1_IO01__GPIO1_IO01 0xb0 + MX6UL_PAD_GPIO1_IO02__GPIO1_IO02 0xb0 + MX6UL_PAD_GPIO1_IO03__GPIO1_IO03 0xb0 + MX6UL_PAD_GPIO1_IO04__GPIO1_IO04 0xb0 + >; + }; + + pinctrl_uart2: uart2-grp { + fsl,pins = < + MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX 0x1b0b1 + MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX 0x1b0b1 + MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS 0x1b0b1 + MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS 0x1b0b1 + >; + }; + + pinctrl_usdhc1: usdhc1-grp { + fsl,pins = < + MX6UL_PAD_SD1_CMD__USDHC1_CMD 0x17059 + MX6UL_PAD_SD1_CLK__USDHC1_CLK 0x17059 + MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059 + MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059 + MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059 + MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059 + >; + }; + + pinctrl_usdhc1_100mhz: usdhc1-100mhz-grp { + fsl,pins = < + MX6UL_PAD_SD1_CMD__USDHC1_CMD 0x170b9 + MX6UL_PAD_SD1_CLK__USDHC1_CLK 0x100b9 + MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9 + MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9 + MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9 + MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9 + >; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhz-grp { + fsl,pins = < + MX6UL_PAD_SD1_CMD__USDHC1_CMD 0x170f9 + MX6UL_PAD_SD1_CLK__USDHC1_CLK 0x100f9 + MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9 + MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9 + MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9 + MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9 + >; + }; +}; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-imx6ull-var-som.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ul-imx6ull-var-som.dtsi new file mode 100644 index 000000000000..7c778adfeb13 --- /dev/null +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-imx6ull-var-som.dtsi @@ -0,0 +1,201 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com + */ + +/ { + memory@80000000 { + device_type = "memory"; + reg = <0x80000000 0x20000000>; + }; + + /* ref_clk for micrel ethernet phy */ + rmii_ref_clk: clock-rmii-ref { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <25000000>; + clock-output-names = "rmii-ref"; + }; + + reg_3p3v: regulator-3p3v { + compatible = "regulator-fixed"; + regulator-name = "3P3V"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + reg_gpio_dvfs: regulator-gpio-dvfs { + compatible = "regulator-gpio"; + regulator-name = "gpio_dvfs"; + regulator-min-microvolt = <1300000>; + regulator-max-microvolt = <1400000>; + regulator-type = "voltage"; + gpios = <&gpio4 13 GPIO_ACTIVE_HIGH>; + states = <1300000 0x1 + 1400000 0x0>; + }; + + touch_3v3_regulator: regulator-touch-3v3 { + compatible = "regulator-fixed"; + regulator-name = "touch_3v3_supply"; + regulator-always-on; + }; +}; + +&clks { + assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>; + assigned-clock-rates = <786432000>; +}; + +&cpu0 { + arm-supply = <®_arm>; + soc-supply = <®_soc>; +}; + +&fec1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_enet1>, <&pinctrl_enet1_gpio>, <&pinctrl_enet1_mdio>; + phy-mode = "rmii"; + phy-handle = <ðphy0>; + status = "okay"; + + mdio { + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@1 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <1>; + clocks = <&rmii_ref_clk>; + clock-names = "rmii-ref"; + reset-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>; + reset-assert-us = <10000>; + reset-deassert-us = <100000>; + micrel,rmii-reference-clock-select-25-mhz = <1>; + micrel,led-mode = <1>; + }; + }; +}; + +&i2c2 { + clock-frequency = <100000>; + pinctrl-names = "default", "gpio"; + pinctrl-0 = <&pinctrl_i2c2>; + pinctrl-1 = <&pinctrl_i2c2_gpio>; + scl-gpios = <&gpio4 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios = <&gpio4 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status = "okay"; +}; + +&pxp { + status = "okay"; +}; + +&snvs_poweroff { + status = "okay"; +}; + +&tsc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_tsc>; + xnur-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>; + measure-delay-time = <0xffff>; + pre-charge-time = <0xfff>; + status = "okay"; +}; + +/* Bluetooth UART */ +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + uart-has-rtscts; + status = "okay"; +}; + +&iomuxc { + pinctrl_enet1: enet1-grp { + fsl,pins = < + MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN 0x1b0b0 + MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER 0x1b0b0 + MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0 + MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0 + MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN 0x1b0b0 + MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0 + MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0 + MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1 0x4001b031 + >; + }; + + pinctrl_enet1_mdio: enet1-mdio-grp { + fsl,pins = < + MX6UL_PAD_GPIO1_IO06__ENET1_MDIO 0x1b0b0 + MX6UL_PAD_GPIO1_IO07__ENET1_MDC 0x1b0b0 + >; + }; + + pinctrl_i2c2: i2c2-grp { + fsl,pins = < + MX6UL_PAD_CSI_HSYNC__I2C2_SCL 0x4001b8b0 + MX6UL_PAD_CSI_VSYNC__I2C2_SDA 0x4001b8b0 + >; + }; + + pinctrl_i2c2_gpio: i2c2-gpio-grp { + fsl,pins = < + MX6UL_PAD_CSI_HSYNC__GPIO4_IO20 0x1b0b0 + MX6UL_PAD_CSI_VSYNC__GPIO4_IO19 0x1b0b0 + >; + }; + + pinctrl_tsc: tsc-grp { + fsl,pins = < + MX6UL_PAD_GPIO1_IO01__GPIO1_IO01 0xb0 + MX6UL_PAD_GPIO1_IO02__GPIO1_IO02 0xb0 + MX6UL_PAD_GPIO1_IO03__GPIO1_IO03 0xb0 + MX6UL_PAD_GPIO1_IO04__GPIO1_IO04 0xb0 + >; + }; + + pinctrl_uart2: uart2-grp { + fsl,pins = < + MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX 0x1b0b1 + MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX 0x1b0b1 + MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS 0x1b0b1 + MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS 0x1b0b1 + >; + }; + + pinctrl_usdhc1: usdhc1-grp { + fsl,pins = < + MX6UL_PAD_SD1_CMD__USDHC1_CMD 0x17059 + MX6UL_PAD_SD1_CLK__USDHC1_CLK 0x17059 + MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059 + MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059 + MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059 + MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059 + >; + }; + + pinctrl_usdhc1_100mhz: usdhc1-100mhz-grp { + fsl,pins = < + MX6UL_PAD_SD1_CMD__USDHC1_CMD 0x170b9 + MX6UL_PAD_SD1_CLK__USDHC1_CLK 0x100b9 + MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9 + MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9 + MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9 + MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9 + >; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhz-grp { + fsl,pins = < + MX6UL_PAD_SD1_CMD__USDHC1_CMD 0x170f9 + MX6UL_PAD_SD1_CLK__USDHC1_CLK 0x100f9 + MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9 + MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9 + MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9 + MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9 + >; + }; +}; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-var-dart.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ul-var-dart.dtsi new file mode 100644 index 000000000000..83da4f9c5588 --- /dev/null +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-var-dart.dtsi @@ -0,0 +1,31 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Common dtsi for Variscite DART-6UL + * + * Link: https://variscite.com/system-on-module-som/i-mx-6/i-mx-6ul/dart-6ul/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +#include "imx6ul-imx6ull-var-dart.dtsi" + +&adc1 { + vref-supply = <&touch_3v3_regulator>; + status = "okay"; +}; + +&iomuxc { + pinctrl_enet1_gpio: enet1-gpio-grp { + fsl,pins = < + MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0 + >; + }; + + pinctrl_wifi: wifi-grp { + fsl,pins = < + MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0 + MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x03029 + >; + }; +}; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-var-som.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ul-var-som.dtsi index feea24c0e068..8e3c2d72811f 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-var-som.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-var-som.dtsi @@ -2,37 +2,30 @@ /* * Support for Variscite VAR-SOM-6UL Module * - * Copyright 2019 Variscite Ltd. + * Link: https://variscite.com/system-on-module-som/i-mx-6/i-mx-6ul/var-som-6ul/ + * * Copyright 2025 Bootlin + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com */ -/dts-v1/; - -#include "imx6ul.dtsi" -#include "imx6ul-var-som-common.dtsi" +#include "imx6ul-imx6ull-var-som.dtsi" -/ { - model = "Variscite VAR-SOM-6UL module"; - compatible = "variscite,var-som-imx6ul", "fsl,imx6ul"; +&adc1 { + vref-supply = <&touch_3v3_regulator>; + status = "okay"; }; &iomuxc { - pinctrl_brcm_bt: brcm-bt-grp { - fsl,pins = < - MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0 /* BT_REG_ON (BT_EN) */ - >; - }; - - pinctrl_brcm_wifi: brcm-wifi-grp { + pinctrl_enet1_gpio: enet1-gpio-grp { fsl,pins = < - MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x1b0b0 /* WL_PWR (WIFI_PWR 5G) */ - MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x1b0b0 /* WL_REG_ON (WIFI_EN) */ + MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0 >; }; - pinctrl_enet1_gpio: enet1-gpiogrp { + pinctrl_wifi: wifi-grp { fsl,pins = < - MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0 /* fec1 reset */ + MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0 + MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x03029 >; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull-var-dart.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ull-var-dart.dtsi new file mode 100644 index 000000000000..bb8d392d8f54 --- /dev/null +++ b/arch/arm/boot/dts/nxp/imx/imx6ull-var-dart.dtsi @@ -0,0 +1,31 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Common dtsi for Variscite DART-6ULL + * + * Link: https://variscite.com/system-on-module-som/i-mx-6/i-mx-6ul/dart-6ul/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +#include "imx6ul-imx6ull-var-dart.dtsi" + +&adc1 { + vref-supply = <&touch_3v3_regulator>; + status = "okay"; +}; + +&iomuxc_snvs { + pinctrl_enet1_gpio: enet1-gpio-grp { + fsl,pins = < + MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0 + >; + }; + + pinctrl_wifi: wifi-grp { + fsl,pins = < + MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0 + MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x03029 + >; + }; +}; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull-var-som.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ull-var-som.dtsi index f120b1dca75c..0341c181ed8e 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ull-var-som.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ull-var-som.dtsi @@ -2,35 +2,30 @@ /* * Support for Variscite VAR-SOM-6UL module with imx6ull CPU * - * Copyright 2019-2024 Variscite Ltd. + * https://variscite.com/system-on-module-som/i-mx-6/i-mx-6ul/var-som-6ul/ + * * Copyright 2026 Dimonoff + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com */ -#include "imx6ull.dtsi" -#include "imx6ul-var-som-common.dtsi" +#include "imx6ul-imx6ull-var-som.dtsi" -/ { - model = "Variscite VAR-SOM-6UL module"; - compatible = "variscite,var-som-imx6ull", "fsl,imx6ull"; +&adc1 { + vref-supply = <&touch_3v3_regulator>; + status = "okay"; }; -&iomuxc { - pinctrl_brcm_bt: brcm-bt-grp { - fsl,pins = < - MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0 /* BT_REG_ON (BT_EN) */ - >; - }; - - pinctrl_brcm_wifi: brcm-wifi-grp { +&iomuxc_snvs { + pinctrl_enet1_gpio: enet1-gpio-grp { fsl,pins = < - MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x1b0b0 /* WL_PWR (WIFI_PWR 5G) */ - MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x1b0b0 /* WL_REG_ON (WIFI_EN) */ + MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0 >; }; - pinctrl_enet1_gpio: enet1-gpiogrp { + pinctrl_wifi: wifi-grp { fsl,pins = < - MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0 /* fec1 reset */ + MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0 + MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x03029 >; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ulz-var-dart.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ulz-var-dart.dtsi new file mode 100644 index 000000000000..a3fdfb92bb82 --- /dev/null +++ b/arch/arm/boot/dts/nxp/imx/imx6ulz-var-dart.dtsi @@ -0,0 +1,38 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Common dtsi for Variscite DART-6ULZ + * + * Link: https://variscite.com/system-on-module-som/i-mx-6/i-mx-6ul/dart-6ul/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +#include "imx6ul-imx6ull-var-dart.dtsi" + +&fec1 { + status = "disabled"; +}; + +&pxp { + status = "disabled"; +}; + +&tsc { + status = "disabled"; +}; + +&iomuxc_snvs { + pinctrl_enet1_gpio: enet1-gpio-grp { + fsl,pins = < + MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0 + >; + }; + + pinctrl_wifi: wifi-grp { + fsl,pins = < + MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0 + MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x03029 + >; + }; +}; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ulz-var-som.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ulz-var-som.dtsi new file mode 100644 index 000000000000..f37607fb207a --- /dev/null +++ b/arch/arm/boot/dts/nxp/imx/imx6ulz-var-som.dtsi @@ -0,0 +1,38 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Common dtsi for Variscite VAR-SOM-6ULZ + * + * Link: https://variscite.com/system-on-module-som/i-mx-6/i-mx-6ul/var-som-6ul/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +#include "imx6ul-imx6ull-var-som.dtsi" + +&fec1 { + status = "disabled"; +}; + +&pxp { + status = "disabled"; +}; + +&tsc { + status = "disabled"; +}; + +&iomuxc_snvs { + pinctrl_enet1_gpio: enet1-gpio-grp { + fsl,pins = < + MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0 + >; + }; + + pinctrl_wifi: wifi-grp { + fsl,pins = < + MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0 + MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x03029 + >; + }; +}; -- 2.47.3