From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lj1-f182.google.com (mail-lj1-f182.google.com [209.85.208.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DE2A23CA4BB for ; Thu, 11 Jun 2026 10:01:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.182 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172095; cv=none; b=D/kZ//4G4FjsBX2mk1SVivcRZ4HKgqCxxtbO2ZLHQvv6Obn1ZlkqKoaT0VlJWtsjexS5XXxa5E4Qxtyw1haMS53Z9ujwuVgCrvfMcREGVUVOlretbAQzSsWpr0bYQEUKkleyvDomMm7rPXX9g4ExvwaZ3Y/MafuvrvrLKBIla38= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172095; c=relaxed/simple; bh=BkqlSsjGcX3YrWJRnGyFmjujGd7WbYe/KgGnMV2dbnw=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=TFG0Wtlw1E7FxOP8vW1zW8Py/M/C5MECQMKlEr4n4sydEsMzX5Sn9jG06Ds1zhyrudDcyXSCHh/ehzCMiGT2KnWI0LYhOQ8mdGBybR79iNnYp9J3e6SWSsRU7HeM4ykQar69SeJylXQgRc8uWAokjQW6MO6r8GDoixud/cp3NdQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=S9/opner; arc=none smtp.client-ip=209.85.208.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="S9/opner" Received: by mail-lj1-f182.google.com with SMTP id 38308e7fff4ca-3966e5e7cebso9129441fa.2 for ; Thu, 11 Jun 2026 03:01:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1781172092; x=1781776892; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject :user-agent:mime-version:date:message-id:from:to:cc:subject:date :message-id:reply-to; bh=Z6S7G7H1yZX6es3QmcIIuBRUMbZtpN//hujuIUHm018=; b=S9/opner4eEUpjL1GL2e2/sQsYAQLzYmgFBHwZ4EXWuvp+5vZ3G2zTirJa8kvsWRw+ Jj9PedNiVZufkuuxIeMqOoi5U6PRjZCq4G+syevDzY5lhnjNPn5cnf5f34ITcOCQZy5S 2dV3zDFDKGOx9IvVFyCZ+MQJK2mRtPboLhSMTtIDbxDxRpLZQTXb2UYt2KhibJoUecdk KbogJy1usq1fpHVQvTEHHwoGXruaHLhjrIUkcv3KqO71gE1aaktfVxDPoz7z35x1bQxX EghRXnXv0236yOfomRaqfQa0I6YD/PLtgj59qXLn6rSYwTAcM+Ysl/IspHHPWoAq35hx xAgA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781172092; x=1781776892; h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject :user-agent:mime-version:date:message-id:x-gm-gg:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=Z6S7G7H1yZX6es3QmcIIuBRUMbZtpN//hujuIUHm018=; b=KMlPnit35uz/hSHzAqViRabobzLQVBiWpP60dFHOelPP1OX17XlgqQJGEPZrU3/awR HN6fvlYaNV1sH0XIw3LYicmjnlUrRrGq4FDcYon+a9SckRWANerz9X3lLF/6aPbDuO8n c9eyj0smZbRtRVrcGijsALZD7HpVaFCvdpl07aFzykfHjYikr2v2Zmx0vmH/ssEY5GA1 gLda+aqpAx5v3w7iSB7WS07o+dErCHVYOdzlYTPtHI3ZExzPYwuQkxznnAP3gsw6YJR5 yo6vZin9pAb4cm//OZE9cqghcsY3Hhk8jkbfcGDcVOxjryYUUBjFPX6P8GrB26EBFKVr RVkA== X-Forwarded-Encrypted: i=1; AFNElJ/e2eHRhdxl7TrhDewBJYQ8aIspBhLfXDp0IHAT7ItxmmSQ3iI4TYn3gPt9DOXqUrk42gexT80SFlHCV2k=@vger.kernel.org X-Gm-Message-State: AOJu0YxXk/9GeHVBXFrVYMpblLCNuRtd3ycwi41hpEOhHonKN9b9yV5q f3hmOoogHJJvswde8RfZguJ8gYOnzDyIwExyjRt5HsG+xOZ7Ye5aLladmF9rebLvi1I= X-Gm-Gg: Acq92OEHSqL4v7nfNOI4LxrDxdIcIxWyWpJM0b3KqFcpQJuijvsi9TAhGXMXjFnstAd Ccuorm66UublGDo6K5piqEQvftoJUiCNR8+TL+cQmIcz/oL6vOtbmHKFcbwo0JCg/kzBH2Pr7un SBZrl46X/aZOE+G1GexVnWgsRLr0gHjynOwbURez8AVcM7/KNiXYz247j4rFrTozBQJcnYWPVhr T9g/xUHKXUjz2i2eraRIv7rjPMaJU2JjoOaxMZ2fP3mIPSkbJRAkCsm4uf2juvHmSYMmkLSmkyZ FB3YUQhoT9o7va22UUZ+gGK34wAH1/MThBmxubuzHLINc+WWVJPW1CIXW4xmIXzx+NVaNZrF3kX KJ4U0ICn+p0L6m04+vj56RPHCSvDmwMLWoCFjgjbm+9P+pkcz8gBPQaBDS/f5WtRD3wrhx+nBUQ Dz47+wJpThAIGqzEBr9fn7PqSX3/DJL58vmHyEyo6PS0ncEhRGr2r1CgAYCAq29P7jZRmkcUQHv AjWRzzvKgPSlbcU X-Received: by 2002:a2e:a90f:0:b0:396:7e06:4ecd with SMTP id 38308e7fff4ca-3991a0f7804mr2442451fa.7.1781172091878; Thu, 11 Jun 2026 03:01:31 -0700 (PDT) Received: from [192.168.1.100] (91-159-24-186.elisa-laajakaista.fi. [91.159.24.186]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-3991adc355asm3445981fa.41.2026.06.11.03.01.30 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 11 Jun 2026 03:01:31 -0700 (PDT) Message-ID: <8be0a964-e2fc-4c0a-a5ca-0e9e42b3d747@linaro.org> Date: Thu, 11 Jun 2026 13:01:30 +0300 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 0/9] media/arm64: HM1092 IR camera and ASUS Zenbook A14 (X1P42100) camera support To: Ramshouriesh , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Mauro Carvalho Chehab , Bryan O'Donoghue , Loic Poulain , Bryan O'Donoghue , Vinod Koul , Neil Armstrong Cc: Aleksandrs Vinarskis , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-phy@lists.infradead.org References: <20260610-a14-himax-hm1092-v1-0-0c9907da47ed@gmail.com> From: Vladimir Zapolskiy In-Reply-To: <20260610-a14-himax-hm1092-v1-0-0c9907da47ed@gmail.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 6/10/26 14:09, Ramshouriesh wrote: > The ASUS Zenbook A14 (Qualcomm X1P42100, "Purwa") has two front cameras > behind the SoC CAMSS: an OV02C10 RGB sensor and a Himax HM1092 mono NIR > sensor used for face unlock. This series adds a driver for the HM1092 and > the device tree to wire both sensors up on the A14. > > The HM1092 binding, driver and MAINTAINERS entry do not depend on the > rest of the series and can go through the media tree on their own. > > The remaining DTS and PHY patches are the A14 camera enablement. They sit > on top of several series that are not in mainline yet, listed below. With > those applied the series builds on next-20260609: the A14 dtb and every > module it touches (hm1092, qcom-camss including csiphy, and the > qcom-mipi-csi2 phy) compile and work: both sensors probe and stream > frames on the A14. > > Prerequisites, in the order they apply: > > 1. phy: dphy: Extend phy_configure_opts_mipi_dphy to support position > and polarity (Bryan O'Donoghue, v1) > https://lore.kernel.org/all/20260325-dphy-params-extension-v1-0-c6df5599284a@linaro.org/ > 2. clk: qcom: videocc and camcc for X1P42100 (Jagadeesh Kona, v5) > https://lore.kernel.org/all/20260507-purwa-videocc-camcc-v5-0-fc3af4130282@oss.qualcomm.com/ > 3. phy: qcom-mipi-csi2: Add a CSI2 MIPI DPHY driver (Bryan O'Donoghue, v8) > https://lore.kernel.org/all/20260523-x1e-csi2-phy-v8-0-a85668459521@linaro.org/ > 4. media: dt-bindings and PHY updates for CAMSS on x1e80100 (Bryan O'Donoghue, v11) > https://lore.kernel.org/all/20260326-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v11-0-5b93415be6dd@linaro.org/ > 5. arm64: dts: qcom: x1e/Hamoa camera DTSI (Bryan O'Donoghue, v3) > https://lore.kernel.org/all/20260326-x1e-camss-csi2-phy-dtsi-v3-0-1d5a9306116a@linaro.org/ > 6. media: qcom: camss: Add support for X1P42100 camss (Wenmeng Liu, v2) > https://lore.kernel.org/all/20260511-purwa_camss-v2-0-22608ab9126c@oss.qualcomm.com/ That's a long list. > > From the videocc/camcc series only the CAMCC block (patch 6/6) is still > needed; its clock drivers and bindings are already in linux-next. That > patch adds the camcc node and sets the Purwa camcc and videocc compatibles. > > From the x1e/Hamoa camera DTSI series only the CCI and CAMSS-block patches > are needed; its CAMCC block duplicates the videocc/camcc series, and the > x1e80100 board patches do not apply to the A14. > > Patch 1 adds the OV02C10 node. It is Aleksandrs Vinarskis' work, carried > here with his Signed-off-by so the A14 camera support stays one chain. This patch should be removed from consideration, since it is not based on the upstream codebase. I'd suggest you to upstream the sensor driver only through linux-media, which is patches 2/9 and 3/8, all other changes should go only after it. -- Best wishes, Vladimir