From: Mario Limonciello <mario.limonciello@amd.com>
To: Perry Yuan <perry.yuan@amd.com>,
rafael.j.wysocki@intel.com, viresh.kumar@linaro.org,
Ray.Huang@amd.com, gautham.shenoy@amd.com,
Borislav.Petkov@amd.com
Cc: Alexander.Deucher@amd.com, Xinmei.Huang@amd.com,
Xiaojian.Du@amd.com, Li.Meng@amd.com, linux-pm@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v4 04/11] cpufreq: amd-pstate: add debug message while CPPC is supported and disabled by SBIOS
Date: Tue, 18 Jun 2024 14:25:08 -0500 [thread overview]
Message-ID: <8d219c30-feee-483d-ac80-bf7e7426f948@amd.com> (raw)
In-Reply-To: <2f5dc55e0537b089e1f4d31914c0b5c5c12792ac.1718606975.git.perry.yuan@amd.com>
On 6/17/2024 01:59, Perry Yuan wrote:
> If CPPC feature is supported by the CPU however the CPUID flag bit is not
> set by SBIOS, the `amd_pstate` will be failed to load while system
> booting.
> So adding one more debug message to inform user to check the SBIOS setting,
> The change also can help maintainers to debug why amd_pstate driver failed
> to be loaded at system booting if the processor support CPPC.
>
> Closes: https://bugzilla.kernel.org/show_bug.cgi?id=218686
> Signed-off-by: Perry Yuan <perry.yuan@amd.com>
> Reviewed-by: Gautham R. Shenoy <gautham.shenoy@amd.com>
Acked-by: Mario Limonciello <mario.limonciello@amd.com>
> ---
> drivers/cpufreq/amd-pstate.c | 26 ++++++++++++++++++++++++++
> 1 file changed, 26 insertions(+)
>
> diff --git a/drivers/cpufreq/amd-pstate.c b/drivers/cpufreq/amd-pstate.c
> index 76419762c04f..9aa220a0e3fe 100644
> --- a/drivers/cpufreq/amd-pstate.c
> +++ b/drivers/cpufreq/amd-pstate.c
> @@ -1749,11 +1749,37 @@ static int __init amd_pstate_set_driver(int mode_idx)
> */
> static bool amd_cppc_supported(void)
> {
> + struct cpuinfo_x86 *c = &cpu_data(0);
> + bool warn = false;
> +
> if ((boot_cpu_data.x86 == 0x17) && (boot_cpu_data.x86_model < 0x30)) {
> pr_debug_once("CPPC feature is not supported by the processor\n");
> return false;
> }
>
> + /*
> + * If the CPPC feature is disabled in the BIOS for processors that support MSR-based CPPC,
> + * the AMD Pstate driver may not function correctly.
> + * Check the CPPC flag and display a warning message if the platform supports CPPC.
> + * Note: below checking code will not abort the driver registeration process because of
> + * the code is added for debugging purposes.
> + */
> + if (!cpu_feature_enabled(X86_FEATURE_CPPC)) {
> + if (cpu_feature_enabled(X86_FEATURE_ZEN1) || cpu_feature_enabled(X86_FEATURE_ZEN2)) {
> + if (c->x86_model > 0x60 && c->x86_model < 0xaf)
> + warn = true;
> + } else if (cpu_feature_enabled(X86_FEATURE_ZEN3) || cpu_feature_enabled(X86_FEATURE_ZEN4)) {
> + if ((c->x86_model > 0x10 && c->x86_model < 0x1F) ||
> + (c->x86_model > 0x40 && c->x86_model < 0xaf))
> + warn = true;
> + } else if (cpu_feature_enabled(X86_FEATURE_ZEN5)) {
> + warn = true;
> + }
> + }
> +
> + if (warn)
> + pr_warn_once("The CPPC feature is supported but currently disabled by the BIOS.\n"
> + "Please enable it if your BIOS has the CPPC option.\n");
> return true;
> }
>
next prev parent reply other threads:[~2024-06-18 19:25 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-06-17 6:59 [PATCH v4 00/11] AMD Pstate Driver Fixes and Improvements Perry Yuan
2024-06-17 6:59 ` [PATCH v4 01/11] cpufreq: amd-pstate: optimize the initial frequency values verification Perry Yuan
2024-06-17 6:59 ` [PATCH v4 02/11] cpufreq: amd-pstate: remove unused variable nominal_freq Perry Yuan
2024-06-17 6:59 ` [PATCH v4 03/11] cpufreq: amd-pstate: show CPPC debug message if CPPC is not supported Perry Yuan
2024-06-17 6:59 ` [PATCH v4 04/11] cpufreq: amd-pstate: add debug message while CPPC is supported and disabled by SBIOS Perry Yuan
2024-06-18 19:25 ` Mario Limonciello [this message]
2024-06-17 6:59 ` [PATCH v4 05/11] Documentation: PM: amd-pstate: add debugging section for driver loading failure Perry Yuan
2024-06-18 19:24 ` Mario Limonciello
2024-06-17 6:59 ` [PATCH v4 06/11] Documentation: PM: amd-pstate: add guided mode to the Operation mode Perry Yuan
2024-06-17 6:59 ` [PATCH v4 07/11] cpufreq: amd-pstate: switch boot_cpu_has() to cpu_feature_enabled() Perry Yuan
2024-06-17 6:59 ` [PATCH v4 08/11] x86/cpufeatures: Add feature bits for AMD heterogeneous processor Perry Yuan
2024-06-17 8:39 ` Borislav Petkov
2024-06-19 3:40 ` Yuan, Perry
2024-06-17 6:59 ` [PATCH v4 09/11] cpufreq: amd-pstate: implement heterogeneous core topology for highest performance initialization Perry Yuan
2024-06-18 19:22 ` Mario Limonciello
2024-06-19 3:23 ` Yuan, Perry
2024-06-18 21:23 ` Borislav Petkov
2024-06-19 3:25 ` Yuan, Perry
2024-06-17 6:59 ` [PATCH v4 10/11] cpufreq: amd-pstate: auto-load pstate driver by default Perry Yuan
2024-06-18 19:25 ` Mario Limonciello
2024-06-19 3:08 ` Yuan, Perry
2024-06-17 6:59 ` [PATCH v4 11/11] cpufreq: amd-pstate: enable shared memory type CPPC " Perry Yuan
2024-06-18 19:25 ` Mario Limonciello
2024-06-19 3:06 ` Yuan, Perry
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=8d219c30-feee-483d-ac80-bf7e7426f948@amd.com \
--to=mario.limonciello@amd.com \
--cc=Alexander.Deucher@amd.com \
--cc=Borislav.Petkov@amd.com \
--cc=Li.Meng@amd.com \
--cc=Ray.Huang@amd.com \
--cc=Xiaojian.Du@amd.com \
--cc=Xinmei.Huang@amd.com \
--cc=gautham.shenoy@amd.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=perry.yuan@amd.com \
--cc=rafael.j.wysocki@intel.com \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®