From: neil.armstrong@linaro.org
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>,
Vinod Koul <vkoul@kernel.org>,
Kishon Vijay Abraham I <kishon@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>
Cc: Johan Hovold <johan+linaro@kernel.org>,
linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 5/6] phy: qualcomm: qmp-pcie: define several new registers
Date: Mon, 21 Oct 2024 14:21:49 +0200 [thread overview]
Message-ID: <90ed498c-5d38-4aa4-8eac-6fee71a4387b@linaro.org> (raw)
In-Reply-To: <20241021-sar2130p-phys-v2-5-d883acf170f7@linaro.org>
On 21/10/2024 12:33, Dmitry Baryshkov wrote:
> Define several registers to be used by PCIe QMP PHYs on v6 platforms.
>
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
> ---
> drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h | 3 +++
> drivers/phy/qualcomm/phy-qcom-qmp-pcs-v6.h | 2 ++
> drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v6.h | 1 +
> 3 files changed, 6 insertions(+)
>
> diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h
> index 0ca79333d94261610f7274968c96362dcfb1f354..45397cb3c0c6fd2cd989ddc600510589792a3b1a 100644
> --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h
> +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h
> @@ -14,4 +14,7 @@
> #define QPHY_PCIE_V6_PCS_PCIE_ENDPOINT_REFCLK_DRIVE 0x20
> #define QPHY_PCIE_V6_PCS_PCIE_OSC_DTCT_ACTIONS 0x94
>
> +#define QPHY_PCIE_V6_PCS_LANE1_INSIG_SW_CTRL2 0x024
> +#define QPHY_PCIE_V6_PCS_LANE1_INSIG_MX_CTRL2 0x028
> +
> #endif
> diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v6.h b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v6.h
> index 08299d2b78f096fa5f9388a4d54ddfa85667b18c..aa5afb921f12c07e0648f69433a2e6e2fb756c07 100644
> --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v6.h
> +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v6.h
> @@ -17,6 +17,8 @@
> #define QPHY_V6_PCS_LOCK_DETECT_CONFIG3 0x0cc
> #define QPHY_V6_PCS_LOCK_DETECT_CONFIG6 0x0d8
> #define QPHY_V6_PCS_REFGEN_REQ_CONFIG1 0x0dc
> +#define QPHY_V6_PCS_G12S1_TXDEEMPH_M6DB 0x168
> +#define QPHY_V6_PCS_G3S2_PRE_GAIN 0x170
> #define QPHY_V6_PCS_RX_SIGDET_LVL 0x188
> #define QPHY_V6_PCS_RCVR_DTCT_DLY_P1U2_L 0x190
> #define QPHY_V6_PCS_RCVR_DTCT_DLY_P1U2_H 0x194
> diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v6.h b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v6.h
> index 23ffcfae9efab4a9e081414f9b3bbd0079d34f18..f47fdc9cecda8c4fe46c83e6449d68c033cd7fe2 100644
> --- a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v6.h
> +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v6.h
> @@ -6,6 +6,7 @@
> #ifndef QCOM_PHY_QMP_QSERDES_TXRX_USB_V6_H_
> #define QCOM_PHY_QMP_QSERDES_TXRX_USB_V6_H_
>
> +#define QSERDES_V6_TX_BIST_MODE_LANENO 0x00
> #define QSERDES_V6_TX_CLKBUF_ENABLE 0x08
> #define QSERDES_V6_TX_TX_EMP_POST1_LVL 0x0c
> #define QSERDES_V6_TX_TX_DRV_LVL 0x14
>
Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org>
next prev parent reply other threads:[~2024-10-21 12:21 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-21 10:33 [PATCH v2 0/6] phy: qualcomm: add support for USB+DP and PCIe PHYs on SAR2130P Dmitry Baryshkov
2024-10-21 10:33 ` [PATCH v2 1/6] dt-bindings: phy: qcom,sc8280xp-qmp-usb43dp: Add SAR2130P compatible Dmitry Baryshkov
2024-10-22 5:45 ` Krzysztof Kozlowski
2024-10-21 10:33 ` [PATCH v2 2/6] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: " Dmitry Baryshkov
2024-10-22 5:45 ` Krzysztof Kozlowski
2024-10-21 10:33 ` [PATCH v2 3/6] phy: qualcomm: qmp-combo: add support for SAR2130P Dmitry Baryshkov
2024-10-21 10:33 ` [PATCH v2 4/6] phy: qualcomm: qmp-pcie: split PCS_LANE1 region Dmitry Baryshkov
2024-10-21 12:21 ` neil.armstrong
2024-10-21 10:33 ` [PATCH v2 5/6] phy: qualcomm: qmp-pcie: define several new registers Dmitry Baryshkov
2024-10-21 12:21 ` neil.armstrong [this message]
2024-10-21 10:33 ` [PATCH v2 6/6] phy: qualcomm: qmp-pcie: add support for SAR2130P Dmitry Baryshkov
2024-10-21 12:22 ` neil.armstrong
2024-12-08 17:03 ` [PATCH v2 0/6] phy: qualcomm: add support for USB+DP and PCIe PHYs on SAR2130P Vinod Koul
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=90ed498c-5d38-4aa4-8eac-6fee71a4387b@linaro.org \
--to=neil.armstrong@linaro.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=johan+linaro@kernel.org \
--cc=kishon@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=robh@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®