From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8D78219B5A3; Tue, 28 Jan 2025 11:15:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738062949; cv=none; b=WuhTYLi8FEdqomJpwRd1r+dAiN60suqlIjVrnIZyiaKQr6ui6yOIjNlOiT18JDaVscbtxD4CgWyDyBXNVGekfHRK7GQywo7efNAoI2mNzERsfah5D16aWl97AXrBThPagE01wX9Opb9ngtdJ0t81KqWlp0MWSII0OwhN5nKNJXE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738062949; c=relaxed/simple; bh=E8KFS27CRKfPp6G6hdrpX3eQpbeYEtcFdqanIuJU1HY=; h=Message-ID:Date:MIME-Version:Subject:To:References:From: In-Reply-To:Content-Type; b=jo0TTwC+DLkvbLoviDIj10W0t3rH2mbp9kgPIqHiHWJQCorKIwzR48kQjwvjQVscNbkcyG6Zm3Q7jXOo+Z8o/5NvmWMd8/FhQV0MXkOvF4GSuIauw2HzGIyQR7fJ4vfjctnMyX++dJwQ5yXyoUDCzP2O0FbBoXc0gl5EkjyTo4I= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=fq3NizUY; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="fq3NizUY" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 50SASp3Q000612; Tue, 28 Jan 2025 11:15:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 4yQn3hXS4IOBISiTZ5W1+CtoCKEdnvLkWw7+KmukyFE=; b=fq3NizUYglDKMT3e fFUESFcwgkHorBZPKyzaqY4hlOBWaqVOR1Zcn0Ym67vcGdG+OugWF41PMOlhJ7bU yxWCF4PR0KySJPhKaz0zB/Z1C9fBrIbpUmA3WYwm4YEn2USkw43fdVRUew11xWuo VFrroAOdGUm4NMZM1G21Cx52oIcQ3cqIczuBlORm/BJbqoJVv3VVru7OK5Zmi/iK ymbfmbB34pbS7Kvv8+1DzSutY3jc7Qt6akIHBFOekSN3Jnn3bNC1uBRI3LsXHZ2H hcYjrmjFe77aUbZi4R3FFvOMj99tkTErQw/MpH/il+HJtcTQ9pGkXcO8u8nSukfo uxj7Lg== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 44ewh483qd-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 28 Jan 2025 11:15:43 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 50SBFggV009131 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 28 Jan 2025 11:15:42 GMT Received: from [10.216.7.168] (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Tue, 28 Jan 2025 03:15:37 -0800 Message-ID: <92836021-ee0e-4fb4-bf01-49b46a5af3a4@quicinc.com> Date: Tue, 28 Jan 2025 16:45:34 +0530 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 1/4] dt-bindings: clock: ipq5424-apss-clk: Add ipq5424 apss clock controller To: Krzysztof Kozlowski , , , , , , , , , , , , , , , References: <20250127093128.2611247-1-quic_srichara@quicinc.com> <20250127093128.2611247-2-quic_srichara@quicinc.com> <0c26af56-ed7a-4de8-ac47-7447298b87f0@kernel.org> Content-Language: en-US From: Sricharan Ramabadhran In-Reply-To: <0c26af56-ed7a-4de8-ac47-7447298b87f0@kernel.org> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: ustmTcFVNmwC-lrca2Hv5HU82kAJDDiJ X-Proofpoint-ORIG-GUID: ustmTcFVNmwC-lrca2Hv5HU82kAJDDiJ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-01-28_04,2025-01-27_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 phishscore=0 suspectscore=0 spamscore=0 priorityscore=1501 mlxscore=0 malwarescore=0 adultscore=0 clxscore=1015 lowpriorityscore=0 mlxlogscore=903 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2501280086 On 1/28/2025 1:04 PM, Krzysztof Kozlowski wrote: > On 27/01/2025 10:31, Sricharan R wrote: >> From: Sricharan Ramabadhran >> >> The CPU core in ipq5424 is clocked by a huayra PLL with RCG support. >> The RCG and PLL have a separate register space from the GCC. >> Also the L3 cache has a separate pll and needs to be scaled along >> with the CPU. >> >> Co-developed-by: Md Sadre Alam >> Signed-off-by: Md Sadre Alam >> Signed-off-by: Sricharan Ramabadhran > > Considering that there were multiple conflicting patches coming from > Qualcomm around IPQ SoCs and that we are in the merge window, I will > skip this patch. > > I suspect this duplicates the other chip as well, but that's your task > to sync up internally. > ok, but this .yaml is specific to IPQ5424 and would not conflict with IPQ5332. That said, will post it after merge window as a part of V3 (for other patch changes) to avoid any confusion. Regards, Sricharan