From: Manikanta Maddireddy <mmaddireddy@nvidia.com>
To: Manivannan Sadhasivam <mani@kernel.org>
Cc: "bhelgaas@google.com" <bhelgaas@google.com>,
"lpieralisi@kernel.org" <lpieralisi@kernel.org>,
"kwilczynski@kernel.org" <kwilczynski@kernel.org>,
"robh@kernel.org" <robh@kernel.org>,
"krzk+dt@kernel.org" <krzk+dt@kernel.org>,
"conor+dt@kernel.org" <conor+dt@kernel.org>,
"thierry.reding@gmail.com" <thierry.reding@gmail.com>,
Jon Hunter <jonathanh@nvidia.com>,
"kishon@kernel.org" <kishon@kernel.org>,
"arnd@arndb.de" <arnd@arndb.de>,
"gregkh@linuxfoundation.org" <gregkh@linuxfoundation.org>,
"Frank.Li@nxp.com" <Frank.Li@nxp.com>,
"den@valinux.co.jp" <den@valinux.co.jp>,
"hongxing.zhu@nxp.com" <hongxing.zhu@nxp.com>,
"jingoohan1@gmail.com" <jingoohan1@gmail.com>,
Vidya Sagar <vidyas@nvidia.com>,
"cassel@kernel.org" <cassel@kernel.org>,
"18255117159@163.com" <18255117159@163.com>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
"linux-tegra@vger.kernel.org" <linux-tegra@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v7 09/13] PCI: tegra194: Allow system suspend when the Endpoint link is not up
Date: Sun, 15 Mar 2026 19:40:04 +0530 [thread overview]
Message-ID: <95798840-8104-4fbe-a373-f33e30064d6e@nvidia.com> (raw)
In-Reply-To: <f556ofs7s7d3tzcefxhwqalzz3z6mmj3pc22frqii4ozkoseit@mbo43kjsvbwz>
On 05/03/26 3:59 pm, Manivannan Sadhasivam wrote:
> On Tue, Mar 03, 2026 at 12:24:44PM +0530, Manikanta Maddireddy wrote:
>> From: Vidya Sagar <vidyas@nvidia.com>
>>
>> Only a Root Port initiates the L2 sequence. PCIe link is kept in L2 state
>
> It is not Root Port, it is the host software which initiates the L2 entry
> sequence.
>
> And L2 is only guaranteed if the Vaux is available.
>
I will fix the commit message.
>> during suspend. If Endpoint mode is enabled and the link is up, the
>> software cannot proceed with suspend. However, when the PCIe Endpoint
>> driver is probed, but the PCIe link is not up, Tegra can go into suspend
>> state. So, allow system to suspend in this case.
>>
>> Fixes: de2bbf2b71bb ("PCI: tegra194: Don't allow suspend when Tegra PCIe is in EP mode")
>> Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
>> Tested-by: Jon Hunter <jonathanh@nvidia.com>
>> Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
>> Signed-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
>> ---
>> Changes V1 -> V7: None
>>
>> drivers/pci/controller/dwc/pcie-tegra194.c | 31 +++++++++++++++++-----
>> 1 file changed, 25 insertions(+), 6 deletions(-)
>>
>> diff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c
>> index 5b79d3c28ba6..b2794be35cfe 100644
>> --- a/drivers/pci/controller/dwc/pcie-tegra194.c
>> +++ b/drivers/pci/controller/dwc/pcie-tegra194.c
>> @@ -2267,16 +2267,28 @@ static void tegra_pcie_dw_remove(struct platform_device *pdev)
>> gpiod_set_value(pcie->pex_refclk_sel_gpiod, 0);
>> }
>>
>> -static int tegra_pcie_dw_suspend_late(struct device *dev)
>> +static int tegra_pcie_dw_suspend(struct device *dev)
>> {
>> struct tegra_pcie_dw *pcie = dev_get_drvdata(dev);
>> - u32 val;
>>
>> if (pcie->of_data->mode == DW_PCIE_EP_TYPE) {
>> - dev_err(dev, "Failed to Suspend as Tegra PCIe is in EP mode\n");
>> - return -EPERM;
>> + if (pcie->ep_state == EP_STATE_ENABLED) {
>> + dev_err(dev, "Tegra PCIe is in EP mode, suspend not allowed\n");
>> + return -EPERM;
>> + }
>> +
>> + disable_irq(pcie->pex_rst_irq);
>
> So you just disable PERST# IRQ during suspend? And even if the host deasserts
> PERST#, EP is not going to wakeup?
>
> Technically it is possible that whenever the EP wakes up, it will see PERST# IRQ
> since PERST# is level triggered, but it just sounds dumb to let the endpoint
> sleep after host deasserting PERST#.
>
> - Mani
>
I need to check if PERST# line in Tegra has wake feature and
corresponding PMC changes are available. Anyway adding wake feature will
be separate patch. In this current patch, I am trying to reduce the
impact of Endpoint on suspend. If Endpoint is never initialized I don't
see a reason to block suspend. Are you OK with this current patch to
reduce the impact on suspend? Or do you have any suggestions?
- Manikanta
--
nvpublic
next prev parent reply other threads:[~2026-03-15 14:10 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-03 6:54 [PATCH v7 00/13] Fixes to pcie-tegra194 driver Manikanta Maddireddy
2026-03-03 6:54 ` [PATCH v7 01/13] PCI: tegra194: Fix polling delay for L2 state Manikanta Maddireddy
2026-03-03 6:54 ` [PATCH v7 02/13] PCI: tegra194: Refactor LTSSM state polling on surprise down Manikanta Maddireddy
2026-03-05 9:31 ` Manivannan Sadhasivam
2026-03-03 6:54 ` [PATCH v7 03/13] PCI: tegra194: Don't force the device into the D0 state before L2 Manikanta Maddireddy
2026-03-05 9:40 ` Manivannan Sadhasivam
2026-03-15 13:21 ` Manikanta Maddireddy
2026-03-16 1:25 ` Manivannan Sadhasivam
2026-03-03 6:54 ` [PATCH v7 04/13] PCI: tegra194: Disable PERST IRQ only in Endpoint mode Manikanta Maddireddy
2026-03-03 6:54 ` [PATCH v7 05/13] PCI: tegra194: Use devm_gpiod_get_optional() to parse "nvidia,refclk-select" Manikanta Maddireddy
2026-03-03 6:54 ` [PATCH v7 06/13] PCI: tegra194: Disable direct speed change for EP Manikanta Maddireddy
2026-03-05 9:43 ` Manivannan Sadhasivam
2026-03-15 13:44 ` Manikanta Maddireddy
2026-03-16 1:27 ` Manivannan Sadhasivam
2026-03-03 6:54 ` [PATCH v7 07/13] PCI: tegra194: Set LTR message request before PCIe link up Manikanta Maddireddy
2026-03-05 10:18 ` Manivannan Sadhasivam
2026-03-15 13:49 ` Manikanta Maddireddy
2026-03-16 1:28 ` Manivannan Sadhasivam
2026-03-03 6:54 ` [PATCH v7 08/13] PCI: tegra194: Apply pinctrl settings for both PCIe RP and EP Manikanta Maddireddy
2026-03-05 10:19 ` Manivannan Sadhasivam
2026-03-15 13:54 ` Manikanta Maddireddy
2026-03-16 1:31 ` Manivannan Sadhasivam
2026-03-16 3:41 ` Manikanta Maddireddy
2026-03-16 4:26 ` Manivannan Sadhasivam
2026-03-03 6:54 ` [PATCH v7 09/13] PCI: tegra194: Allow system suspend when the Endpoint link is not up Manikanta Maddireddy
2026-03-05 10:29 ` Manivannan Sadhasivam
2026-03-15 14:10 ` Manikanta Maddireddy [this message]
2026-03-16 1:34 ` Manivannan Sadhasivam
2026-03-03 6:54 ` [PATCH v7 10/13] PCI: tegra194: Free up EP resources during remove() Manikanta Maddireddy
2026-03-03 6:54 ` [PATCH v7 11/13] PCI: tegra194: Use HW version number Manikanta Maddireddy
2026-03-05 10:34 ` Manivannan Sadhasivam
2026-03-03 6:54 ` [PATCH v7 12/13] PCI: tegra194: Fix CBB timeout caused by DBI access before core power-on Manikanta Maddireddy
2026-03-03 6:54 ` [PATCH v7 13/13] PCI: tegra194: Free resources during controller deinitialization Manikanta Maddireddy
2026-03-05 10:43 ` Manivannan Sadhasivam
2026-03-15 14:16 ` Manikanta Maddireddy
2026-03-16 1:35 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=95798840-8104-4fbe-a373-f33e30064d6e@nvidia.com \
--to=mmaddireddy@nvidia.com \
--cc=18255117159@163.com \
--cc=Frank.Li@nxp.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=cassel@kernel.org \
--cc=conor+dt@kernel.org \
--cc=den@valinux.co.jp \
--cc=gregkh@linuxfoundation.org \
--cc=hongxing.zhu@nxp.com \
--cc=jingoohan1@gmail.com \
--cc=jonathanh@nvidia.com \
--cc=kishon@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=kwilczynski@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=robh@kernel.org \
--cc=thierry.reding@gmail.com \
--cc=vidyas@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®