From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ed1-f51.google.com (mail-ed1-f51.google.com [209.85.208.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1856138F65A for ; Mon, 23 Mar 2026 10:41:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.51 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774262466; cv=none; b=g1gifC3czbmK3B8i8xoDVRjWjmTfMEjDPE4OiaUtpBTYvyC/+nb7BmGWcXP1neQ7zAr9TrtNG77hrVYG5mCL8zb8OBwKvdU6YAtwVqFUspIQGaJnahQIXlFE3qSKWmaeJkyMgPqS2JLghkD85tDKCp2UUMvKQ+Tk+qYZnbOHb7c= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774262466; c=relaxed/simple; bh=PDMsEi6zYxrhKfGSBv+ElUdaA5Bg8Cf2Ujaxsk1ppW0=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=QoAKPf2dLpJcz4lz0jf78rNfd+tD3N3MQUnvidRxXTdfiuxjxxioqsQqaa3SAJzhJ72uS0qZQB5mnSZdhc9tj4R4EkF7hLwrSIcHnfbw3YT/E1WMoKWFMvWtFkDOc2uxl4EI/PuIXHD4e2aKLibxwjLFiUiqQMmxnqJD39sz+gc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=j2MOUC4d; arc=none smtp.client-ip=209.85.208.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="j2MOUC4d" Received: by mail-ed1-f51.google.com with SMTP id 4fb4d7f45d1cf-668d9dba217so245180a12.3 for ; Mon, 23 Mar 2026 03:41:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1774262463; x=1774867263; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=ab56nxYJ6oFO4EIr5BBI/ZlXkH/IEQRPiOy/1Ule1ME=; b=j2MOUC4dch7nL8i6ddNaFSwPMknW2eOr891/KuzTrEzyOCDwj/HDy4L6aia1n8Bk5H IkjZLHGIIoofCn+I+INXba4JhAAPPFw/w4BZktAi1EJnY2b2/CW2o2OzFHJddonZpvvk tabWci9t48eLyWc5e3Hzwpdye3OIlGROptDtL09ZhT54OHQj2QnMfOzDIi0vGPPXsA6b HTSmGFBsPlxkZeisBBfJ+y/s70/7Tb9h8EqTqPBfK3T98uB+BYeX1nsLhkm+FKCHiobL 00WMdgCgMjHi0fa0mj+14M+9YP/gae9igq9XBr9/abOffblv9oiRfq12KBRJWHe/Ku38 8Kqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774262463; x=1774867263; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ab56nxYJ6oFO4EIr5BBI/ZlXkH/IEQRPiOy/1Ule1ME=; b=N74vijU32VVNJ1BCLMbMh/DAGM7WGcAHlWtCNkbSDVtxidd6Dd2qUEvsHdfDie4IC8 BqzajWk4ln1FKF7YSH72eK+gTTXSZBz36j/LzhzBk1eVVoLqjCY5GCkU2npxcLJskfed no6GTuzluHNpysA9rYCVcAbzzDRVcLukqdO8BlcNjMHmMuZ+vPdVz6+dWqIlQ7GlYerm i3Kg7ZaPmMHKTaTxoTvwS7hWMx+GrAeYSdDYVLt1sBHx/888WpLcU93SS0VxO2lQkM/9 A4F8oqBi9OOkca0S+I8WH2g442SpGkEuMtaSqk3J2IDXfHhipjSGOAgfMOp8mKCuSSYG P4kw== X-Forwarded-Encrypted: i=1; AJvYcCWggbaVzjqwtOUAnxsgVSMcxWUb03u8oJiNam6TibIrX/kGQFG73ajQgVlyfHmgjTTuRJIT+YjwN4jtYdM=@vger.kernel.org X-Gm-Message-State: AOJu0YwaxC1thDb+oGmlM5ttqGY85rfYbt9jA/Uiuj/JCd1f82nqO0aV lcbBRCj9tYMqfJoe3MLk+DgWOyhj6lhuueFydkgn1SrQt2tl66pcvtf3Ds+gN6rh7gEFYWsbXgX WEhMo X-Gm-Gg: ATEYQzxxSf3YmHGWJJtZYSSA/wpJ0jAronAvsmMCFRRTibhOWZgiq9YMEkg9IOMkRGh U2o5WteoNxw6W5Idti7RurOE7JWiiV9zitjzyCUfnrYBsNAvm2Z8p7WXs93OWcH7rhdNBXb/EAB N21bUtg2RD91OWnBMITP6LyGS3kvTa4dvk0Y8js0Az6LfPcd6YK7b+MvRYumA1JaRWcWz9wQrCY aSPDCPD597rf4dNpx6UeggYCTAr0ZU1z9H0Pb2+BsDlc8Ij0NbVZkyxQSaLgpG2YGkZEyZYimjt IiDXleGhSeIVmqLhLRsonEkaokogvYXnAFQ2BBKOdcB+VIhup1H8CdaPJd5vJ5lGxdbyYuVnUVf JWcycwdsOIqj6j893gaT0oXAVV6S/I/7RUtKpppsaD5A5sZN/wF3k+zqSwIR4bbIsLD9g+Pjsot OpJ9do00cmPha9gvlxACFCyH5yh4bXY8M= X-Received: by 2002:a17:907:7fa3:b0:b98:4799:e6de with SMTP id a640c23a62f3a-b984799e8afmr633936266b.48.1774262462984; Mon, 23 Mar 2026 03:41:02 -0700 (PDT) Received: from [192.168.50.4] ([82.78.167.216]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b9832f440f2sm473267466b.5.2026.03.23.03.41.01 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 23 Mar 2026 03:41:02 -0700 (PDT) Message-ID: <962e1094-49f7-4696-91f8-2dadb8686bd4@tuxon.dev> Date: Mon, 23 Mar 2026 12:41:01 +0200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH] ARM: dts: microchip: sama7d65: add Cortex-A7 PMU node To: Mihai Sain , nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20260126131035.6964-2-mihai.sain@microchip.com> Content-Language: en-US From: Claudiu Beznea In-Reply-To: <20260126131035.6964-2-mihai.sain@microchip.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Hi, Mihai, On 1/26/26 15:10, Mihai Sain wrote: > Add the Performance Monitoring Unit (PMU) node with the appropriate > compatible string, interrupt line, and affinity so that perf and other > PMU‑based tooling can function correctly on this SoC. > > [root@SAMA7D65 ~]$ dmesg | grep -i pmu > [ 1.487869] hw-perfevents: enabled with armv7_cortex_a7 PMU driver, 5 (8000000f) counters available > > [root@SAMA7D65 ~]$ perf list hw > List of pre-defined events (to be used in -e or -M): > > branch-instructions OR branches [Hardware event] > branch-misses [Hardware event] > bus-cycles [Hardware event] > cache-misses [Hardware event] > cache-references [Hardware event] > cpu-cycles OR cycles [Hardware event] > instructions [Hardware event] > > Signed-off-by: Mihai Sain > --- > arch/arm/boot/dts/microchip/sama7d65.dtsi | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/arch/arm/boot/dts/microchip/sama7d65.dtsi b/arch/arm/boot/dts/microchip/sama7d65.dtsi > index 868045c650a7..1e1ca4f93969 100644 > --- a/arch/arm/boot/dts/microchip/sama7d65.dtsi > +++ b/arch/arm/boot/dts/microchip/sama7d65.dtsi > @@ -45,6 +45,12 @@ L2: l2-cache { > }; > }; > > + pmu { > + compatible = "arm,cortex-a7-pmu"; > + interrupts = ; > + interrupt-affinity = <&cpu0>; According to the documentation [1] interrupt-affinity is not needed here. Could you please check? [1] https://elixir.bootlin.com/linux/v7.0-rc4/source/Documentation/devicetree/bindings/arm/pmu.yaml#L107 Thank you, Claudiu