From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.21]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D91D843B6C1 for ; Tue, 28 Jul 2026 14:12:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.21 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785247935; cv=none; b=lgF8nI0x2Eadxp034Y8T4sFQwekRiiyaTRlwKtLwQinGowxZHWCWyKD8g14yO5Ph25n5KZPe/J3bF0h/Zz95GPmZ5wQ+TI/ss42SraDRXmBxWF14wecqhhlBiWWOnlo8ZkqRMdAeJKo0xQsUI88JRf+aZHq5JEM44wZ7fFJmJaw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785247935; c=relaxed/simple; bh=9vakKRlSCwJ+kOffSoqSpe/9E8NSAzwf4LL1M9iQUNY=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=pcp6hxk1lXApdCZXSk9+2+w4gsjcKq2R3VZSph6k9xWnBPm/pb1FPdDCDTxjU/geI3sdlRfRjoXNFS4Vph8qWmJ7SCndUjNjV0Sipuu4OcyOY4Tfc6mHmZsqr/fk97f9THj23I45llXu8mELfJo5Fo/XW0gdcgGBGLphbbwTHOc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=iqRN4QT0; arc=none smtp.client-ip=198.175.65.21 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="iqRN4QT0" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1785247933; x=1816783933; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=9vakKRlSCwJ+kOffSoqSpe/9E8NSAzwf4LL1M9iQUNY=; b=iqRN4QT0rc23vd33AC+qBJg1ljDqxmGIm2Z4Znjb7AEI1h6C2sAGo+p+ X7nlkzDs1dwECdvqC66Yt2XXfWAwbyZ6Lw0EmEJx+zKvvSQOsbUO6CG8X KcDciXvJ2xSVaUfNQNww2hpLURf/K9TWEnqd9OGryNM4k6sztLa2ycuhM Vqe/WxDCUD+r/JBCBNUl8zrJRHvnY9LHBDiSsFIoyTjuGNl/ynhYk1BiG qYnVcyCzp6GBN4qwlt7m2A0YWw9b8SsUgWpUe0WC1EknolmG/sVHtUb3v 8xBtu509HrueEcGaf15x8qeREY9jF2/SdBSvTexrEl9SG9wrDB/FxYPTU Q==; X-CSE-ConnectionGUID: Nhm1h5wPS/il8qcRBTA0HQ== X-CSE-MsgGUID: qGJNnEk4Tc+BzsFRJ9v4jg== X-IronPort-AV: E=McAfee;i="6800,10657,11859"; a="85681858" X-IronPort-AV: E=Sophos;i="6.25,190,1779174000"; d="scan'208";a="85681858" Received: from fmviesa008.fm.intel.com ([10.60.135.148]) by orvoesa113.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Jul 2026 07:12:13 -0700 X-CSE-ConnectionGUID: bFHJGPY2QU6dRDAqn6NTwg== X-CSE-MsgGUID: 4UrLyjrCQHaHUMX60pU3kA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.25,190,1779174000"; d="scan'208";a="257042252" Received: from dwoodwor-mobl2.amr.corp.intel.com (HELO [10.125.111.80]) ([10.125.111.80]) by fmviesa008-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Jul 2026 07:12:13 -0700 Message-ID: <9762ae8a-70e9-4376-a6fe-a05d05721a23@intel.com> Date: Tue, 28 Jul 2026 07:12:13 -0700 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH] x86/microcode/intel: Panic on partial microcode update To: "Chang S. Bae" , Sohil Mehta , "Maciej W. Rozycki" Cc: linux-kernel@vger.kernel.org, x86@kernel.org, tglx@kernel.org, Ingo Molnar , bp@alien8.de, dave.hansen@linux.intel.com, hpa@zytor.com References: <20260630191350.3837-1-chang.seok.bae@intel.com> <4f2a4841-0a73-4f44-aec8-890734660a9c@intel.com> <12374cc0-aa93-409f-8108-7e9f5d7160e1@intel.com> From: Dave Hansen Content-Language: en-US Autocrypt: addr=dave.hansen@intel.com; keydata= xsFNBE6HMP0BEADIMA3XYkQfF3dwHlj58Yjsc4E5y5G67cfbt8dvaUq2fx1lR0K9h1bOI6fC oAiUXvGAOxPDsB/P6UEOISPpLl5IuYsSwAeZGkdQ5g6m1xq7AlDJQZddhr/1DC/nMVa/2BoY 2UnKuZuSBu7lgOE193+7Uks3416N2hTkyKUSNkduyoZ9F5twiBhxPJwPtn/wnch6n5RsoXsb ygOEDxLEsSk/7eyFycjE+btUtAWZtx+HseyaGfqkZK0Z9bT1lsaHecmB203xShwCPT49Blxz VOab8668QpaEOdLGhtvrVYVK7x4skyT3nGWcgDCl5/Vp3TWA4K+IofwvXzX2ON/Mj7aQwf5W iC+3nWC7q0uxKwwsddJ0Nu+dpA/UORQWa1NiAftEoSpk5+nUUi0WE+5DRm0H+TXKBWMGNCFn c6+EKg5zQaa8KqymHcOrSXNPmzJuXvDQ8uj2J8XuzCZfK4uy1+YdIr0yyEMI7mdh4KX50LO1 pmowEqDh7dLShTOif/7UtQYrzYq9cPnjU2ZW4qd5Qz2joSGTG9eCXLz5PRe5SqHxv6ljk8mb ApNuY7bOXO/A7T2j5RwXIlcmssqIjBcxsRRoIbpCwWWGjkYjzYCjgsNFL6rt4OL11OUF37wL QcTl7fbCGv53KfKPdYD5hcbguLKi/aCccJK18ZwNjFhqr4MliQARAQABzUVEYXZpZCBDaHJp c3RvcGhlciBIYW5zZW4gKEludGVsIFdvcmsgQWRkcmVzcykgPGRhdmUuaGFuc2VuQGludGVs LmNvbT7CwXgEEwECACIFAlQ+9J0CGwMGCwkIBwMCBhUIAgkKCwQWAgMBAh4BAheAAAoJEGg1 lTBwyZKwLZUP/0dnbhDc229u2u6WtK1s1cSd9WsflGXGagkR6liJ4um3XCfYWDHvIdkHYC1t MNcVHFBwmQkawxsYvgO8kXT3SaFZe4ISfB4K4CL2qp4JO+nJdlFUbZI7cz/Td9z8nHjMcWYF IQuTsWOLs/LBMTs+ANumibtw6UkiGVD3dfHJAOPNApjVr+M0P/lVmTeP8w0uVcd2syiaU5jB aht9CYATn+ytFGWZnBEEQFnqcibIaOrmoBLu2b3fKJEd8Jp7NHDSIdrvrMjYynmc6sZKUqH2 I1qOevaa8jUg7wlLJAWGfIqnu85kkqrVOkbNbk4TPub7VOqA6qG5GCNEIv6ZY7HLYd/vAkVY E8Plzq/NwLAuOWxvGrOl7OPuwVeR4hBDfcrNb990MFPpjGgACzAZyjdmYoMu8j3/MAEW4P0z F5+EYJAOZ+z212y1pchNNauehORXgjrNKsZwxwKpPY9qb84E3O9KYpwfATsqOoQ6tTgr+1BR CCwP712H+E9U5HJ0iibN/CDZFVPL1bRerHziuwuQuvE0qWg0+0SChFe9oq0KAwEkVs6ZDMB2 P16MieEEQ6StQRlvy2YBv80L1TMl3T90Bo1UUn6ARXEpcbFE0/aORH/jEXcRteb+vuik5UGY 5TsyLYdPur3TXm7XDBdmmyQVJjnJKYK9AQxj95KlXLVO38lczsFNBFRjzmoBEACyAxbvUEhd GDGNg0JhDdezyTdN8C9BFsdxyTLnSH31NRiyp1QtuxvcqGZjb2trDVuCbIzRrgMZLVgo3upr MIOx1CXEgmn23Zhh0EpdVHM8IKx9Z7V0r+rrpRWFE8/wQZngKYVi49PGoZj50ZEifEJ5qn/H Nsp2+Y+bTUjDdgWMATg9DiFMyv8fvoqgNsNyrrZTnSgoLzdxr89FGHZCoSoAK8gfgFHuO54B lI8QOfPDG9WDPJ66HCodjTlBEr/Cwq6GruxS5i2Y33YVqxvFvDa1tUtl+iJ2SWKS9kCai2DR 3BwVONJEYSDQaven/EHMlY1q8Vln3lGPsS11vSUK3QcNJjmrgYxH5KsVsf6PNRj9mp8Z1kIG qjRx08+nnyStWC0gZH6NrYyS9rpqH3j+hA2WcI7De51L4Rv9pFwzp161mvtc6eC/GxaiUGuH BNAVP0PY0fqvIC68p3rLIAW3f97uv4ce2RSQ7LbsPsimOeCo/5vgS6YQsj83E+AipPr09Caj 0hloj+hFoqiticNpmsxdWKoOsV0PftcQvBCCYuhKbZV9s5hjt9qn8CE86A5g5KqDf83Fxqm/ vXKgHNFHE5zgXGZnrmaf6resQzbvJHO0Fb0CcIohzrpPaL3YepcLDoCCgElGMGQjdCcSQ+Ci FCRl0Bvyj1YZUql+ZkptgGjikQARAQABwsFfBBgBAgAJBQJUY85qAhsMAAoJEGg1lTBwyZKw l4IQAIKHs/9po4spZDFyfDjunimEhVHqlUt7ggR1Hsl/tkvTSze8pI1P6dGp2XW6AnH1iayn yRcoyT0ZJ+Zmm4xAH1zqKjWplzqdb/dO28qk0bPso8+1oPO8oDhLm1+tY+cOvufXkBTm+whm +AyNTjaCRt6aSMnA/QHVGSJ8grrTJCoACVNhnXg/R0g90g8iV8Q+IBZyDkG0tBThaDdw1B2l asInUTeb9EiVfL/Zjdg5VWiF9LL7iS+9hTeVdR09vThQ/DhVbCNxVk+DtyBHsjOKifrVsYep WpRGBIAu3bK8eXtyvrw1igWTNs2wazJ71+0z2jMzbclKAyRHKU9JdN6Hkkgr2nPb561yjcB8 sIq1pFXKyO+nKy6SZYxOvHxCcjk2fkw6UmPU6/j/nQlj2lfOAgNVKuDLothIxzi8pndB8Jju KktE5HJqUUMXePkAYIxEQ0mMc8Po7tuXdejgPMwgP7x65xtfEqI0RuzbUioFltsp1jUaRwQZ MTsCeQDdjpgHsj+P2ZDeEKCbma4m6Ez/YWs4+zDm1X8uZDkZcfQlD9NldbKDJEXLIjYWo1PH hYepSffIWPyvBMBTW2W5FRjJ4vLRrJSUoEfJuPQ3vW9Y73foyo/qFoURHO48AinGPZ7PC7TF vUaNOTjKedrqHkaOcqB185ahG2had0xnFsDPlx5y In-Reply-To: <12374cc0-aa93-409f-8108-7e9f5d7160e1@intel.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit On 7/27/26 19:58, Chang S. Bae wrote: > In this new state, the processor may either continue operating or end up > running with a combination of sub-components that has never been tested. > Given that, I think one question to ask in the end is whether we trust > the microcode's own error handling (completely), or not. We *have* to trust it completely. Think of it like this: CPUs are fundamentally analog, physical things. They malfunction. They break. They include human-induced design errors. But we don't have all kinds of code in the kernel to make sure that gates in the ALU don't go bonkers and do 1+1=3. It's not because kernel developers don't think that CPUs can break. It's because if we went trying to detect things like that ^, the kernel wouldn't be able to do anything else useful. It's the same for the microcode update. The kernel first trusts that the CPU does what the spec says. If that turns out not to be enough in the real world, the kernel adds some paranoia later. But it's done defensively against real, actual screwups. Not preemptively against every imaginable screwup. WARN(), please. Not panic().