From: Tao Zhang <quic_taozha@quicinc.com>
To: Suzuki K Poulose <suzuki.poulose@arm.com>,
Mathieu Poirier <mathieu.poirier@linaro.org>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Konrad Dybcio <konradybcio@gmail.com>,
Mike Leach <mike.leach@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Jinlong Mao <quic_jinlmao@quicinc.com>,
Leo Yan <leo.yan@linaro.org>,
"Greg Kroah-Hartman" <gregkh@linuxfoundation.org>,
<coresight@lists.linaro.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
Tingwei Zhang <quic_tingweiz@quicinc.com>,
Yuanfang Zhang <quic_yuanfang@quicinc.com>,
Trilok Soni <quic_tsoni@quicinc.com>,
Hao Zhang <quic_hazha@quicinc.com>,
<linux-arm-msm@vger.kernel.org>,
Bjorn Andersson <andersson@kernel.org>
Subject: Re: [PATCH v3 03/11] coresight-tpdm: Initialize DSB subunit configuration
Date: Mon, 27 Mar 2023 14:46:17 +0800 [thread overview]
Message-ID: <97b04ae0-7337-4bfc-9762-de5213b0fefd@quicinc.com> (raw)
In-Reply-To: <65bb7624-9d57-1056-61fd-ae840728ecd6@arm.com>
Hi Suzuki,
On 3/23/2023 10:23 PM, Suzuki K Poulose wrote:
> On 23/03/2023 06:04, Tao Zhang wrote:
>> DSB is used for monitoring “events”. Events are something that
>> occurs at some point in time. It could be a state decode, the
>> act of writing/reading a particular address, a FIFO being empty,
>> etc. This decoding of the event desired is done outside TPDM.
>> DSB subunit need to be configured in enablement and disablement.
>> A struct that specifics associated to dsb dataset is needed. It
>> saves the configuration and parameters of the dsb datasets. This
>> change is to add this struct and initialize the configuration of
>> DSB subunit.
>>
>> Signed-off-by: Tao Zhang <quic_taozha@quicinc.com>
>> ---
>> drivers/hwtracing/coresight/coresight-tpdm.c | 58
>> +++++++++++++++++++++++++---
>> drivers/hwtracing/coresight/coresight-tpdm.h | 17 ++++++++
>> 2 files changed, 70 insertions(+), 5 deletions(-)
>>
>> diff --git a/drivers/hwtracing/coresight/coresight-tpdm.c
>> b/drivers/hwtracing/coresight/coresight-tpdm.c
>> index f4854af..5e1e2ba 100644
>> --- a/drivers/hwtracing/coresight/coresight-tpdm.c
>> +++ b/drivers/hwtracing/coresight/coresight-tpdm.c
>> @@ -20,17 +20,59 @@
>> DEFINE_CORESIGHT_DEVLIST(tpdm_devs, "tpdm");
>> +static int tpdm_init_datasets(struct tpdm_drvdata *drvdata)
>
>
>> +{
>> + if (drvdata->datasets & TPDM_PIDR0_DS_DSB) {
>> + if (!drvdata->dsb) {
>> + drvdata->dsb = devm_kzalloc(drvdata->dev,
>> + sizeof(*drvdata->dsb), GFP_KERNEL);
>> + if (!drvdata->dsb)
>> + return -ENOMEM;
>
> Please do not club init/allocation of datasets to "resetting" the
> datasets. Why don't we move the allocation to tpmd_datasets_setup() ?
> And this function could simply be called :
>
> tpdm_reset_datasets()
>
> and can be called from the tpdm_datasets_setup() too.
>
I will update this in the next patch series.
>
>> + } else
>> + memset(drvdata->dsb, 0, sizeof(struct dsb_dataset));
>> +
>> + drvdata->dsb->trig_ts = true;
>> + drvdata->dsb->trig_type = false;
>> + }
>> +
>> + return 0;
>> +}
>> +
>> +static void set_trigger_type(struct tpdm_drvdata *drvdata, u32 *val)
>> +{
>> + if (drvdata->dsb->trig_type)
>> + *val |= TPDM_DSB_CR_TRIG_TYPE;
>> + else
>> + *val &= ~TPDM_DSB_CR_TRIG_TYPE;
>> +}
>> +
>
> Do we really need a function for this ? How is it different from
> trig_ts ?
"trig_type" is for setting trigger type, and "trig_ts" is for setting
trigger
timestamp. These two variables are configured in two different registers.
Do you mean we don't need to wrap it as a function here?
>
>> static void tpdm_enable_dsb(struct tpdm_drvdata *drvdata)
>> {
>> u32 val;
>> - /* Set the enable bit of DSB control register to 1 */
>> + val = readl_relaxed(drvdata->base + TPDM_DSB_TIER);
>> + /* Set trigger timestamp */
>> + if (drvdata->dsb->trig_ts)
>> + val |= TPDM_DSB_TIER_XTRIG_TSENAB;
>> + else
>> + val &= ~TPDM_DSB_TIER_XTRIG_TSENAB;
>> + writel_relaxed(val, drvdata->base + TPDM_DSB_TIER);
>> +
>> val = readl_relaxed(drvdata->base + TPDM_DSB_CR);
>> + /* Set trigger type */
>> + set_trigger_type(drvdata, &val);
>> + /* Set the enable bit of DSB control register to 1 */
>> val |= TPDM_DSB_CR_ENA;
>> writel_relaxed(val, drvdata->base + TPDM_DSB_CR);
>> }
>> /* TPDM enable operations */
>> +/* The TPDM or Monitor serves as data collection component for various
>> + * dataset types. It covers Basic Counts(BC), Tenure Counts(TC),
>> + * Continuous Multi-Bit(CMB), Multi-lane CMB(MCMB) and Discrete Single
>> + * Bit(DSB). This function will initialize the configuration according
>> + * to the dataset type supported by the TPDM.
>> + */
>> static void __tpdm_enable(struct tpdm_drvdata *drvdata)
>> {
>> CS_UNLOCK(drvdata->base);
>> @@ -110,15 +152,13 @@ static const struct coresight_ops tpdm_cs_ops = {
>> .source_ops = &tpdm_source_ops,
>> };
>> -static void tpdm_init_default_data(struct tpdm_drvdata *drvdata)
>> +static void tpdm_datasets_setup(struct tpdm_drvdata *drvdata)
>> {
>> u32 pidr;
>> - CS_UNLOCK(drvdata->base);
>
> Why is this removed ?
We only need to read the register here, don't need to unlock the
registers here, right?
>
>> /* Get the datasets present on the TPDM. */
>> pidr = readl_relaxed(drvdata->base + CORESIGHT_PERIPHIDR0);
>> drvdata->datasets |= pidr & GENMASK(TPDM_DATASETS - 1, 0);
>> - CS_LOCK(drvdata->base);
>> }
>> /*
>> @@ -181,6 +221,7 @@ static int tpdm_probe(struct amba_device *adev,
>> const struct amba_id *id)
>> struct coresight_platform_data *pdata;
>> struct tpdm_drvdata *drvdata;
>> struct coresight_desc desc = { 0 };
>> + int ret;
>> pdata = coresight_get_platform_data(dev);
>> if (IS_ERR(pdata))
>> @@ -200,6 +241,8 @@ static int tpdm_probe(struct amba_device *adev,
>> const struct amba_id *id)
>> drvdata->base = base;
>> + tpdm_datasets_setup(drvdata);
>> +
>> /* Set up coresight component description */
>> desc.name = coresight_alloc_device_name(&tpdm_devs, dev);
>> if (!desc.name)
>> @@ -216,7 +259,12 @@ static int tpdm_probe(struct amba_device *adev,
>> const struct amba_id *id)
>> return PTR_ERR(drvdata->csdev);
>> spin_lock_init(&drvdata->spinlock);
>> - tpdm_init_default_data(drvdata);
>> + ret = tpdm_init_datasets(drvdata);
>
> Couldn't this be done before the coresight_register() ? As such
> I don't see any dependency on having a csdev ?
I will update this in the next patch series.
Tao
>
> Suzuki
next prev parent reply other threads:[~2023-03-27 6:46 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-23 6:03 [PATCH v3 0/11] Add support to configure TPDM DSB subunit Tao Zhang
2023-03-23 6:03 ` [PATCH v3 01/11] dt-bindings: arm: Add support for DSB element size Tao Zhang
2023-03-23 11:18 ` Suzuki K Poulose
2023-03-24 8:25 ` Tao Zhang
2023-03-24 9:15 ` Tao Zhang
2023-03-25 11:35 ` Krzysztof Kozlowski
2023-03-28 11:23 ` Tao Zhang
2023-03-23 6:03 ` [PATCH v3 02/11] coresight-tpda: Add DSB dataset support Tao Zhang
2023-03-23 11:51 ` Suzuki K Poulose
[not found] ` <51ad3cb3-bd83-51c9-52bc-f700cd17103c@quicinc.com>
2023-03-25 19:31 ` Suzuki K Poulose
2023-03-27 3:31 ` Tao Zhang
2023-03-27 9:43 ` Suzuki K Poulose
2023-03-28 11:31 ` Tao Zhang
2023-03-28 12:33 ` Suzuki K Poulose
2023-03-30 14:07 ` Tao Zhang
2023-03-23 6:04 ` [PATCH v3 03/11] coresight-tpdm: Initialize DSB subunit configuration Tao Zhang
2023-03-23 14:23 ` Suzuki K Poulose
2023-03-27 6:46 ` Tao Zhang [this message]
2023-03-23 6:04 ` [PATCH v3 04/11] coresight-tpdm: Add reset node to TPDM node Tao Zhang
2023-03-23 14:41 ` Suzuki K Poulose
2023-03-23 14:48 ` Suzuki K Poulose
2023-03-27 7:11 ` Tao Zhang
2023-03-27 6:59 ` Tao Zhang
2023-03-23 6:04 ` [PATCH v3 05/11] coresight-tpdm: Add nodes to set trigger timestamp and type Tao Zhang
2023-04-01 9:30 ` Suzuki K Poulose
2023-03-23 6:04 ` [PATCH v3 06/11] coresight-tpdm: Add node to set dsb programming mode Tao Zhang
2023-03-23 14:55 ` Suzuki K Poulose
2023-03-27 7:21 ` Tao Zhang
2023-03-23 6:04 ` [PATCH v3 07/11] coresight-tpdm: Add nodes for dsb edge control Tao Zhang
2023-03-23 17:04 ` Suzuki K Poulose
2023-03-27 7:36 ` Tao Zhang
2023-03-23 6:04 ` [PATCH v3 08/11] coresight-tpdm: Add nodes to configure pattern match output Tao Zhang
2023-03-23 17:27 ` Suzuki K Poulose
2023-03-27 7:49 ` Tao Zhang
2023-03-23 6:04 ` [PATCH v3 09/11] coresight-tpdm: Add nodes for timestamp request Tao Zhang
2023-03-23 18:41 ` Suzuki K Poulose
2023-03-27 8:37 ` Tao Zhang
2023-03-23 6:04 ` [PATCH v3 10/11] dt-bindings: arm: Add support for DSB MSR register Tao Zhang
2023-03-23 18:48 ` Suzuki K Poulose
2023-03-30 7:55 ` Krzysztof Kozlowski
2023-03-23 6:04 ` [PATCH v3 11/11] coresight-tpdm: Add nodes for dsb msr support Tao Zhang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=97b04ae0-7337-4bfc-9762-de5213b0fefd@quicinc.com \
--to=quic_taozha@quicinc.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=andersson@kernel.org \
--cc=coresight@lists.linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=konradybcio@gmail.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=leo.yan@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mathieu.poirier@linaro.org \
--cc=mike.leach@linaro.org \
--cc=quic_hazha@quicinc.com \
--cc=quic_jinlmao@quicinc.com \
--cc=quic_tingweiz@quicinc.com \
--cc=quic_tsoni@quicinc.com \
--cc=quic_yuanfang@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=suzuki.poulose@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®