From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 98D8FC433F5 for ; Wed, 18 May 2022 12:58:38 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237290AbiERM6h (ORCPT ); Wed, 18 May 2022 08:58:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48434 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237099AbiERM6f (ORCPT ); Wed, 18 May 2022 08:58:35 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 3D26D199485; Wed, 18 May 2022 05:58:34 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 015B523A; Wed, 18 May 2022 05:58:34 -0700 (PDT) Received: from [10.57.82.55] (unknown [10.57.82.55]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 5BA563F73D; Wed, 18 May 2022 05:58:31 -0700 (PDT) Message-ID: <9c133432-a1de-5896-4ee8-e73079844fa6@arm.com> Date: Wed, 18 May 2022 13:58:23 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; rv:91.0) Gecko/20100101 Thunderbird/91.9.0 Subject: Re: [PATCH 06/20] perf vendors events arm64: Arm Cortex-A17 Content-Language: en-GB To: Nick Forrington , linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, acme@kernel.org Cc: John Garry , Will Deacon , Mathieu Poirier , Leo Yan , Peter Zijlstra , Ingo Molnar , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Andi Kleen , Kajol Jain , James Clark , Andrew Kilroy References: <20220510104758.64677-1-nick.forrington@arm.com> <20220510104758.64677-7-nick.forrington@arm.com> From: Robin Murphy In-Reply-To: <20220510104758.64677-7-nick.forrington@arm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2022-05-10 11:47, Nick Forrington wrote: > Add PMU events for Arm Cortex-A17 > Update mapfile.csv > > Event data based on: > https://github.com/ARM-software/data/tree/master/pmu/cortex-a17.json > > which is based on PMU event descriptions from the Arm Cortex-A17 Technical > Reference Manual. > > Mapping data (for mapfile.csv) based on: > https://github.com/ARM-software/data/blob/master/cpus.json > > which is based on Main ID Register (MIDR) information found in the Arm > Technical Reference Manuals for individual CPUs. > > Signed-off-by: Nick Forrington > --- [...] > diff --git a/tools/perf/pmu-events/arch/arm64/mapfile.csv b/tools/perf/pmu-events/arch/arm64/mapfile.csv > index 536652b8580b..c24291e0d757 100644 > --- a/tools/perf/pmu-events/arch/arm64/mapfile.csv > +++ b/tools/perf/pmu-events/arch/arm64/mapfile.csv > @@ -16,6 +16,7 @@ > 0x00000000410fc070,v1,arm/cortex-a7,core > 0x00000000410fc080,v1,arm/cortex-a8,core > 0x00000000410fc090,v1,arm/cortex-a9,core > +0x00000000410fc0e0,v1,arm/cortex-a17,core > 0x00000000410fc0f0,v1,arm/cortex-a15,core > 0x00000000410fd030,v1,arm/cortex-a53,core > 0x00000000420f1000,v1,arm/cortex-a53,core Note that 0x410fc0d0 is also Cortex-A17. Those are found in at least Rockchip's RK3288 SoCs, which are still quite widely used. Robin.