From: Kumar Gala <galak@codeaurora.org>
To: Santosh Shilimkar <santosh.shilimkar@ti.com>
Cc: linux-kernel@vger.kernel.org, Mark Rutland <mark.rutland@arm.com>,
devicetree@vger.kernel.org, Arnd Bergmann <arnd@arndb.de>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Sandeep Nair <sandeep_n@ti.com>,
Grant Likely <grant.likely@linaro.org>,
Rob Herring <robh+dt@kernel.org>, Olof Johansson <olof@lixom.net>,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 2/3] soc: keystone: add QMSS driver
Date: Tue, 4 Mar 2014 11:59:34 -0600 [thread overview]
Message-ID: <AAE2808F-A2C8-4031-BFA4-1A20B182EA69@codeaurora.org> (raw)
In-Reply-To: <1393629520-12713-3-git-send-email-santosh.shilimkar@ti.com>
On Feb 28, 2014, at 5:18 PM, Santosh Shilimkar <santosh.shilimkar@ti.com> wrote:
> From: Sandeep Nair <sandeep_n@ti.com>
>
> The QMSS (Queue Manager Sub System) found on Keystone SOCs is one of
> the main hardware sub system which forms the backbone of the Keystone
> Multi-core Navigator. QMSS consist of queue managers, packed-data structure
> processors(PDSP), linking RAM, descriptor pools and infrastructure
> Packet DMA.
>
> The Queue Manager is a hardware module that is responsible for accelerating
> management of the packet queues. Packets are queued/de-queued by writing or
> reading descriptor address to a particular memory mapped location. The PDSPs
> perform QMSS related functions like accumulation, QoS, or event management.
> Linking RAM registers are used to link the descriptors which are stored in
> descriptor RAM. Descriptor RAM is configurable as internal or external memory.
>
> The QMSS driver manages the PDSP setups, linking RAM regions,
> queue pool management (allocation, push, pop and notify) and descriptor
> pool management. The specifics on the device tree bindings for
> QMSS can be found in:
> Documentation/devicetree/bindings/soc/keystone-qmss.txt
>
> Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
> Cc: Kumar Gala <galak@codeaurora.org>
> Cc: Olof Johansson <olof@lixom.net>
> Cc: Arnd Bergmann <arnd@arndb.de>
> Cc: Grant Likely <grant.likely@linaro.org>
> Cc: Rob Herring <robh+dt@kernel.org>
> Cc: Mark Rutland <mark.rutland@arm.com>
> Signed-off-by: Sandeep Nair <sandeep_n@ti.com>
> Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
> ---
> .../devicetree/bindings/soc/keystone-qmss.txt | 209 +++
> drivers/Kconfig | 2 +
> drivers/Makefile | 3 +
> drivers/soc/Kconfig | 2 +
> drivers/soc/Makefile | 5 +
> drivers/soc/keystone/Kconfig | 15 +
> drivers/soc/keystone/Makefile | 5 +
> drivers/soc/keystone/qmss_acc.c | 591 ++++++++
> drivers/soc/keystone/qmss_queue.c | 1533 ++++++++++++++++++++
> drivers/soc/keystone/qmss_queue.h | 236 +++
> include/linux/soc/keystone_qmss.h | 390 +++++
> 11 files changed, 2991 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/soc/keystone-qmss.txt
> create mode 100644 drivers/soc/Makefile
> create mode 100644 drivers/soc/keystone/Kconfig
> create mode 100644 drivers/soc/keystone/Makefile
> create mode 100644 drivers/soc/keystone/qmss_acc.c
> create mode 100644 drivers/soc/keystone/qmss_queue.c
> create mode 100644 drivers/soc/keystone/qmss_queue.h
> create mode 100644 include/linux/soc/keystone_qmss.h
Do you see qmss being able to provide HW support for a qdisc or doing processor to processor communication over something like rpmsg?
I ask because I do wondering if we should be looking at a drivers/hwqueue as other vendors have similar hardware.
- k
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
next prev parent reply other threads:[~2014-03-04 17:59 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-02-28 23:18 [PATCH 0/3] soc: Introduce drivers/soc and add Keystone " Santosh Shilimkar
2014-02-28 23:18 ` [PATCH 1/3] soc: Introduce drivers/soc place-holder for SOC specific drivers Santosh Shilimkar
2014-03-02 17:12 ` One Thousand Gnomes
2014-03-02 20:48 ` Olof Johansson
2014-03-03 16:13 ` Kumar Gala
2014-03-03 16:16 ` Kumar Gala
2014-02-28 23:18 ` [PATCH 2/3] soc: keystone: add QMSS driver Santosh Shilimkar
2014-03-03 16:41 ` Kumar Gala
2014-03-04 7:51 ` Santosh Shilimkar
2014-03-04 17:59 ` Kumar Gala [this message]
2014-03-05 2:47 ` Santosh Shilimkar
2014-03-05 9:55 ` Kumar Gala
2014-03-06 1:46 ` Santosh Shilimkar
2014-03-10 17:02 ` Rob Herring
2014-03-10 21:19 ` Santosh Shilimkar
2014-03-11 14:04 ` Kumar Gala
2014-03-11 14:44 ` Santosh Shilimkar
2014-03-11 15:14 ` Rob Herring
2014-02-28 23:18 ` [PATCH 3/3] firmware: add Keystone QMSS PDSP accumulator firmware blob Santosh Shilimkar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=AAE2808F-A2C8-4031-BFA4-1A20B182EA69@codeaurora.org \
--to=galak@codeaurora.org \
--cc=arnd@arndb.de \
--cc=devicetree@vger.kernel.org \
--cc=grant.likely@linaro.org \
--cc=gregkh@linuxfoundation.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=olof@lixom.net \
--cc=robh+dt@kernel.org \
--cc=sandeep_n@ti.com \
--cc=santosh.shilimkar@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®