From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2B3A13D3CE9 for ; Wed, 8 Apr 2026 14:31:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775658661; cv=none; b=Fx+m+8wwYCmPtFMupkX5zn5OlH39hS2IiArc++OhOr0XG7jcMze2SS5HM6IbZEN3pFWYvA01NknEX4QMTwAx9LogEaEORrM/PHECF2+bjZNFKQk2a95Z+45s5M9m7VT8G8XCYlqLHY0hCMl2+x//yCt+HffqLN7OJg5fj6jOpz4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775658661; c=relaxed/simple; bh=CxH0oCbGTr6B8Wm+BS8m8qhdCPE3WP5aAsJAIX7L2eQ=; h=Mime-Version:Content-Type:Date:Message-Id:From:To:Cc:Subject: References:In-Reply-To; b=sJp65LqP/oniz6OJbiIRj5L+FWuIx1adesRub/RFYayuDpflk3uQ0Wbf/yPGcFWYoDndR2Ot4op7bFJ5QYCEcy3OKVC3Cke0VydXznyCe+1eBAn/FWo+OVSEWCdXJl8t8oLMZsN+sA6Rny6txtUKyWSoxzK/8mrRXkCFXsMmzIU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Lm+/BRgt; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Lm+/BRgt" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-4887f49ec5aso82453885e9.1 for ; Wed, 08 Apr 2026 07:30:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1775658658; x=1776263458; darn=vger.kernel.org; h=in-reply-to:references:subject:cc:to:from:message-id:date :content-transfer-encoding:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=CxH0oCbGTr6B8Wm+BS8m8qhdCPE3WP5aAsJAIX7L2eQ=; b=Lm+/BRgtsVNmyu+X8bOaxFfWfEWZPaaOtpPKl4vWOX9EDRr+QEfWDNSWGcHIng0rii Z6+UGG1gxrUKTjTElmU2D6cedEdi9uxbIY8owq1QlLmOUvH4gS1aQxra1/5k232nvSF8 w7aMvtM3dH1VytuTstSKeVlVJcYzZElte/W7pEH88KKXQcsjyGfK9XfbbJ3UTN8ZJxUt 31hmAXOTy1A92K4ud3r9eJcvjqrbG8RDHLgKy/tUJKtwxlsXBltaJZUqADHa0UwabAAB tUSpaIje6ta9bet3oCCZUVODOiMwdRrORDFj9pSoOteIW5YEaTbUxIkvUnj9rLDRoSZQ uAYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775658658; x=1776263458; h=in-reply-to:references:subject:cc:to:from:message-id:date :content-transfer-encoding:mime-version:x-gm-gg:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=CxH0oCbGTr6B8Wm+BS8m8qhdCPE3WP5aAsJAIX7L2eQ=; b=Il65/1M9O2+Js1RDIK90gdfWrBQL5+dtv4aIfNwSocec9v+jBN3RDEk3ZSPVOzlqTp jJqGbU6Hvt4rIpmw41kUkghgNNivc+W9jRRbU8dGKfvzIrsuTwE1Sjn0OSRjcJo4OqHR O8l+1ggsBG/43hEMchDw3PfbmUFl1l19+OxJgsibKuKzhLqIJ87BdyWKl5bdGoUX7/gd ZltBeIdrvqa4BZGQ88Q5SrPZ06uRv1qg8CmBnz49TN226xo1sM3XVZ6aRSGK8zZsctsu KG6lHu0gjq1lzSne4uYGzav4qVjUVXRLy/jH6TeM2sqFAlbRvU+IvXhvwqiBxZN+ufSg YujA== X-Forwarded-Encrypted: i=1; AJvYcCU/HWHgxRl8HpECowsP2C5h+U03ycQcDs/2La76n7AUn3w9ESz/1HyWxkmMSUolCM8CVD5ktlnY6HDb8wQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yx5G3uXxEzX1RcMiYf25U03AYnex07AgRMdSxzLC64yiXqXf9DQ UgueAzBVvS6/66uDq9aG95CCQZgHeAAsCfZJcpPjDimxSPbHpnqOILxGFIxX1E99yMs= X-Gm-Gg: AeBDiesyg4khEYyes1AmSqrI27j4i7xBisqLr7CYyWB/g8W6fPQibwrf8oXreX7HrbE WsNgPiHmCvMiP3Pnn1RXdJy4OO2o3DRMsIUt+4B7+E65FsBjoBsZ7tnMzZ7u7yqxrjb7waPJSDC feBOLZTHKtgu4q2ZSwLUPoKQB1KrwFvdYSoEARFgnwkwuyQbEXNinItSW6TYHpscqnxI8av77vi 88K8IzrMedtAyLqwEJJ4LO0xlFzj8ZD8G1wQIRKZLrfMfCn8SI4LImgq0gewgJU+A9NuRw2HbxQ Hz7dvvHnlB/WK81cpAWuHAXtuUdVnoxDcMzEbRuLKTr6d77fSlvgaki4Ikk9KrcM1cnfPtHWm6M QM3LpPnAwZEpDg2ru+YNg02PYaF8O8SKE7Afrm2zy2TKrD2ZSCeFPBS4xVxBtRJmiAmKy85qK2P OKxNvpQju+5ej3MUrxriJJOLqjmht5nOFicjVwpHNS4Cn1ZYI4mE1hsiZZKQTleeIM0pY8R17EJ mVTg7XjjXkgMUJT/A== X-Received: by 2002:a05:600c:8710:b0:485:5ba3:37d8 with SMTP id 5b1f17b1804b1-488996b0589mr341915565e9.5.1775658658541; Wed, 08 Apr 2026 07:30:58 -0700 (PDT) Received: from localhost ([2a00:2381:fd67:101:9775:58c0:569c:bd74]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43d1e4e56fesm56397818f8f.27.2026.04.08.07.30.56 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 08 Apr 2026 07:30:57 -0700 (PDT) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset=UTF-8 Date: Wed, 08 Apr 2026 15:30:56 +0100 Message-Id: From: "Alexey Klimov" To: =?utf-8?q?Andr=C3=A9_Draszik?= , "Sam Protsenko" , , "Krzysztof Kozlowski" , "Peter Griffin" , "Conor Dooley" , "Alim Akhtar" Cc: "Tudor Ambarus" , "Rob Herring" , "Krzysztof Kozlowski" , , , Subject: Re: [PATCH v2 2/7] dt-bindings: soc: samsung: exynos-pmu: add samsung,pmu-intr-gen phandle X-Mailer: aerc 0.20.0 References: <20260401-exynos850-cpuhotplug-v2-0-c5a760a3e259@linaro.org> <20260401-exynos850-cpuhotplug-v2-2-c5a760a3e259@linaro.org> <01ffe5d3aca040edcedb084386ab6e195cb93013.camel@linaro.org> In-Reply-To: <01ffe5d3aca040edcedb084386ab6e195cb93013.camel@linaro.org> Hi Andr=C3=A9, On Fri Apr 3, 2026 at 11:17 AM BST, Andr=C3=A9 Draszik wrote: > Hi Alexey, > > On Wed, 2026-04-01 at 05:51 +0100, Alexey Klimov wrote: >> Some Exynos-based SoCs, for instance Exynos850, require access >> to the pmu interrupt generation register region which is exposed >> as a syscon. Update the exynos-pmu bindings documentation to >> reflect this. > > You could mention that this is similar to the existing google,... > one due to same requirement, hence a new and more general property. Ok. Thanks. >> Signed-off-by: Alexey Klimov >> --- >> =C2=A0.../devicetree/bindings/soc/samsung/exynos-pmu.yaml=C2=A0=C2=A0=C2= =A0 | 18 ++++++++++++++++++ >> =C2=A01 file changed, 18 insertions(+) >>=20 >> diff --git a/Documentation/devicetree/bindings/soc/samsung/exynos-pmu.ya= ml b/Documentation/devicetree/bindings/soc/samsung/exynos- >> pmu.yaml >> index 76ce7e98c10f..92acdfd5d44e 100644 >> --- a/Documentation/devicetree/bindings/soc/samsung/exynos-pmu.yaml >> +++ b/Documentation/devicetree/bindings/soc/samsung/exynos-pmu.yaml >> @@ -110,6 +110,11 @@ properties: >> =C2=A0=C2=A0=C2=A0=C2=A0 description: >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 Node for reboot method >> =C2=A0 >> +=C2=A0 samsung,pmu-intr-gen-syscon: >> +=C2=A0=C2=A0=C2=A0 $ref: /schemas/types.yaml#/definitions/phandle >> +=C2=A0=C2=A0=C2=A0 description: >> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 Phandle to PMU interrupt generation inte= rface. >> + >> =C2=A0=C2=A0 google,pmu-intr-gen-syscon: > > Please keep alphabetical order of vendors. Sure. Thanks for noticing this. Best regards, Alexey