From: "Musham, Sai Krishna" <sai.krishna.musham@amd.com>
To: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>,
"bhelgaas@google.com" <bhelgaas@google.com>,
"lpieralisi@kernel.org" <lpieralisi@kernel.org>,
"kw@linux.com" <kw@linux.com>,
"mani@kernel.org" <mani@kernel.org>,
"robh@kernel.org" <robh@kernel.org>,
"krzk+dt@kernel.org" <krzk+dt@kernel.org>,
"conor+dt@kernel.org" <conor+dt@kernel.org>,
"cassel@kernel.org" <cassel@kernel.org>
Cc: "linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"Simek, Michal" <michal.simek@amd.com>,
"Gogada, Bharat Kumar" <bharat.kumar.gogada@amd.com>,
"Havalige, Thippeswamy" <thippeswamy.havalige@amd.com>
Subject: RE: [PATCH v3 1/2] dt-bindings: PCI: amd-mdb: Add reset-gpios property for PCIe RP PERST# handling
Date: Wed, 25 Jun 2025 04:15:09 +0000 [thread overview]
Message-ID: <DM4PR12MB6158ADC754402BAD15C57818CD7BA@DM4PR12MB6158.namprd12.prod.outlook.com> (raw)
In-Reply-To: <29bdba7e-63f6-4084-901d-beaab0e74894@oss.qualcomm.com>
[AMD Official Use Only - AMD Internal Distribution Only]
Hi Krishna Chaitanya,
> -----Original Message-----
> From: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
> Sent: Monday, June 23, 2025 1:22 PM
> To: Musham, Sai Krishna <sai.krishna.musham@amd.com>;
> bhelgaas@google.com; lpieralisi@kernel.org; kw@linux.com; mani@kernel.org;
> robh@kernel.org; krzk+dt@kernel.org; conor+dt@kernel.org; cassel@kernel.org
> Cc: linux-pci@vger.kernel.org; devicetree@vger.kernel.org; linux-
> kernel@vger.kernel.org; Simek, Michal <michal.simek@amd.com>; Gogada, Bharat
> Kumar <bharat.kumar.gogada@amd.com>; Havalige, Thippeswamy
> <thippeswamy.havalige@amd.com>
> Subject: Re: [PATCH v3 1/2] dt-bindings: PCI: amd-mdb: Add reset-gpios property
> for PCIe RP PERST# handling
>
> Caution: This message originated from an External Source. Use proper caution
> when opening attachments, clicking links, or responding.
>
>
> On 6/18/2025 1:39 PM, Sai Krishna Musham wrote:
> > Add support for the `reset-gpios` property in the PCIe Root Port (RP)
> > child node to handle the PERST# signal via GPIO. Update the example
> > to reflect this addition.
> >
> > Signed-off-by: Sai Krishna Musham <sai.krishna.musham@amd.com>
> > ---
> > Changes in v3:
> > - Move reset-gpios to PCI bridge node.
> >
> > Changes in v2:
> > - Update commit message
> > ---
> > .../bindings/pci/amd,versal2-mdb-host.yaml | 26 +++++++++++++++++++
> > 1 file changed, 26 insertions(+)
> >
> > diff --git a/Documentation/devicetree/bindings/pci/amd,versal2-mdb-host.yaml
> b/Documentation/devicetree/bindings/pci/amd,versal2-mdb-host.yaml
> > index 43dc2585c237..3ffe4512650d 100644
> > --- a/Documentation/devicetree/bindings/pci/amd,versal2-mdb-host.yaml
> > +++ b/Documentation/devicetree/bindings/pci/amd,versal2-mdb-host.yaml
> > @@ -71,6 +71,21 @@ properties:
> > - "#address-cells"
> > - "#interrupt-cells"
> >
> > +patternProperties:
> > + '^pcie@[0-2],0$':
> > + type: object
> > + $ref: /schemas/pci/pci-pci-bridge.yaml#
> > +
> > + properties:
> > + reg:
> > + maxItems: 1
> > +
> > + reset-gpios:
> > + description: GPIO controlled connection to PERST# signal
> > + maxItems: 1
> > +
> This is already part of pci-bus-common.yaml in dtschema no need to
> define it again here.
>
Thanks for the review. Sure, I will remove it.
> - Krishna Chaitanya.
>
> > + unevaluatedProperties: false
> > +
> > required:
> > - reg
> > - reg-names
> > @@ -87,6 +102,7 @@ examples:
> > - |
> > #include <dt-bindings/interrupt-controller/arm-gic.h>
> > #include <dt-bindings/interrupt-controller/irq.h>
> > + #include <dt-bindings/gpio/gpio.h>
> >
> > soc {
> > #address-cells = <2>;
> > @@ -112,6 +128,16 @@ examples:
> > #size-cells = <2>;
> > #interrupt-cells = <1>;
> > device_type = "pci";
> > +
> > + pcie@0,0 {
> > + device_type = "pci";
> > + reg = <0x0 0x0 0x0 0x0 0x0>;
> > + reset-gpios = <&tca6416_u37 7 GPIO_ACTIVE_LOW>;
> > + #address-cells = <3>;
> > + #size-cells = <2>;
> > + ranges;
> > + };
> > +
> > pcie_intc_0: interrupt-controller {
> > #address-cells = <0>;
> > #interrupt-cells = <1>;
next prev parent reply other threads:[~2025-06-25 4:15 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-18 8:09 [PATCH v3 0/2] Add support for AMD Versal Gen 2 MDB PCIe RP PERST# Sai Krishna Musham
2025-06-18 8:09 ` [PATCH v3 1/2] dt-bindings: PCI: amd-mdb: Add reset-gpios property for PCIe RP PERST# handling Sai Krishna Musham
2025-06-23 7:51 ` Krishna Chaitanya Chundru
2025-06-25 4:15 ` Musham, Sai Krishna [this message]
2025-06-18 8:09 ` [PATCH v3 2/2] PCI: amd-mdb: Add support for PCIe RP PERST# signal handling Sai Krishna Musham
2025-06-24 2:29 ` kernel test robot
2025-06-24 16:00 ` Bjorn Helgaas
2025-06-25 4:27 ` Musham, Sai Krishna
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=DM4PR12MB6158ADC754402BAD15C57818CD7BA@DM4PR12MB6158.namprd12.prod.outlook.com \
--to=sai.krishna.musham@amd.com \
--cc=bharat.kumar.gogada@amd.com \
--cc=bhelgaas@google.com \
--cc=cassel@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krishna.chundru@oss.qualcomm.com \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=michal.simek@amd.com \
--cc=robh@kernel.org \
--cc=thippeswamy.havalige@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®