From: Chen Wang <unicorn_wang@outlook.com>
To: Rob Herring <robh@kernel.org>, Chen Wang <unicornxw@gmail.com>
Cc: u.kleine-koenig@baylibre.com, aou@eecs.berkeley.edu,
arnd@arndb.de, conor+dt@kernel.org, guoren@kernel.org,
inochiama@outlook.com, krzk+dt@kernel.org, palmer@dabbelt.com,
paul.walmsley@sifive.com, tglx@linutronix.de,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-riscv@lists.infradead.org, chao.wei@sophgo.com,
xiaoguang.xing@sophgo.com, fengchun.li@sophgo.com,
samuel.holland@sifive.com, christophe.jaillet@wanadoo.fr
Subject: Re: [PATCH v3 1/3] dt-bindings: interrupt-controller: Add Sophgo SG2042 MSI
Date: Tue, 18 Feb 2025 09:26:54 +0800 [thread overview]
Message-ID: <MA0PR01MB567177477265296E3EDC3E94FEFA2@MA0PR01MB5671.INDPRD01.PROD.OUTLOOK.COM> (raw)
In-Reply-To: <20250123212938.GA390972-robh@kernel.org>
hello, Rob,
On 2025/1/24 5:29, Rob Herring wrote:
> On Wed, Jan 15, 2025 at 02:33:23PM +0800, Chen Wang wrote:
>> From: Chen Wang <unicorn_wang@outlook.com>
>>
>> Add binding for Sophgo SG2042 MSI controller.
>>
>> Signed-off-by: Chen Wang <unicorn_wang@outlook.com>
>> ---
>> .../sophgo,sg2042-msi.yaml | 58 +++++++++++++++++++
>> 1 file changed, 58 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-msi.yaml
>>
>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-msi.yaml b/Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-msi.yaml
>> new file mode 100644
>> index 000000000000..f641df191787
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-msi.yaml
>> @@ -0,0 +1,58 @@
>> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
>> +%YAML 1.2
>> +---
>> +$id: http://devicetree.org/schemas/interrupt-controller/sophgo,sg2042-msi.yaml#
>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>> +
>> +title: Sophgo SG2042 MSI Controller
>> +
>> +maintainers:
>> + - Chen Wang <unicorn_wang@outlook.com>
>> +
>> +description:
>> + This interrupt controller is in Sophgo SG2042 for transforming interrupts from
>> + PCIe MSI to PLIC interrupts.
>> +
>> +allOf:
>> + - $ref: /schemas/interrupts.yaml#
> Drop this.
I find if we drop this line, dtb check will report "Unevaluated
properties are not allowed ('interrupt-parent' was unexpected)"
Do we still need to keep this?
Thanks,
Chen
>> + - $ref: /schemas/interrupt-controller/msi-controller.yaml#
>> +
>> +properties:
>> + compatible:
>> + const: sophgo,sg2042-msi
>> +
>> + reg:
>> + items:
>> + - description: msi doorbell address
>> + - description: clear register
>> +
>> + reg-names:
>> + items:
>> + - const: doorbell
>> + - const: clr
>> +
>> + msi-controller: true
>> +
>> + msi-ranges:
>> + maxItems: 1
> You need #msi-cells.
OK, will add this.
>> +
>> +required:
>> + - compatible
>> + - reg
>> + - reg-names
>> + - msi-controller
>> + - msi-ranges
>> +
>> +unevaluatedProperties: false
>> +
>> +examples:
>> + - |
>> + #include <dt-bindings/interrupt-controller/irq.h>
>> + msi-controller@30000000 {
>> + compatible = "sophgo,sg2042-msi";
>> + reg = <0x30000000 0x4>, <0x30000008 0x4>;
>> + reg-names = "doorbell", "clr";
>> + msi-controller;
>> + msi-ranges = <&plic 64 IRQ_TYPE_LEVEL_HIGH 32>;
>> + interrupt-parent = <&plic>;
>> + };
>> --
>> 2.34.1
>>
next prev parent reply other threads:[~2025-02-18 1:27 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-01-15 6:31 [PATCH v3 0/3] irqchip: Add Sophgo SG2042 MSI controller Chen Wang
2025-01-15 6:33 ` [PATCH v3 1/3] dt-bindings: interrupt-controller: Add Sophgo SG2042 MSI Chen Wang
2025-01-20 2:42 ` Inochi Amaoto
2025-01-22 13:51 ` Chen Wang
2025-01-22 22:42 ` Inochi Amaoto
2025-01-23 0:47 ` Chen Wang
2025-01-23 21:29 ` Rob Herring
2025-02-18 1:26 ` Chen Wang [this message]
2025-01-15 6:33 ` [PATCH v3 2/3] irqchip: Add the Sophgo SG2042 MSI interrupt controller Chen Wang
2025-01-20 2:43 ` Inochi Amaoto
2025-01-22 13:54 ` Chen Wang
2025-02-15 1:09 ` Inochi Amaoto
2025-02-15 3:36 ` Chen Wang
2025-02-15 4:03 ` Inochi Amaoto
2025-01-15 6:34 ` [PATCH v3 3/3] riscv: sophgo: dts: add msi controller for SG2042 Chen Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=MA0PR01MB567177477265296E3EDC3E94FEFA2@MA0PR01MB5671.INDPRD01.PROD.OUTLOOK.COM \
--to=unicorn_wang@outlook.com \
--cc=aou@eecs.berkeley.edu \
--cc=arnd@arndb.de \
--cc=chao.wei@sophgo.com \
--cc=christophe.jaillet@wanadoo.fr \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fengchun.li@sophgo.com \
--cc=guoren@kernel.org \
--cc=inochiama@outlook.com \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=robh@kernel.org \
--cc=samuel.holland@sifive.com \
--cc=tglx@linutronix.de \
--cc=u.kleine-koenig@baylibre.com \
--cc=unicornxw@gmail.com \
--cc=xiaoguang.xing@sophgo.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®