From: Ryan Chen <ryan_chen@aspeedtech.com>
To: Borislav Petkov <bp@alien8.de>
Cc: Stefan Schaeckeler <sschaeck@cisco.com>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>, Joel Stanley <joel@jms.id.au>,
Andrew Jeffery <andrew@codeconstruct.com.au>,
Tony Luck <tony.luck@intel.com>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"linux-aspeed@lists.ozlabs.org" <linux-aspeed@lists.ozlabs.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"linux-edac@vger.kernel.org" <linux-edac@vger.kernel.org>,
Borislav Petkov <bp@suse.de>
Subject: RE: [PATCH v5 6/9] EDAC/aspeed: Replace regmap with direct register access
Date: Sun, 8 Nov 2026 02:01:45 +0000 [thread overview]
Message-ID: <TYZPR06MB7920FD1C150DCB201DB88367F2742@TYZPR06MB7920.apcprd06.prod.outlook.com> (raw)
In-Reply-To: <20261105045635.GBauwMg0oqd2tVPH-4@fat_crate.local>
> Subject: Re: [PATCH v5 6/9] EDAC/aspeed: Replace regmap with direct register
> access
>
> On Wed, Oct 07, 2026 at 02:13:23PM +0800, Ryan Chen wrote:
> > The driver instantiates its own regmap purely as an MMIO wrapper: it
> > has no register cache, uses custom .reg_read()/.reg_write() callbacks,
> > and is not shared as a syscon with other drivers. So it brings nothing
> > here beyond the spinlock that regmap takes around each access when
> > fast_io is set.
> >
> > Drop the regmap and access the registers directly with
> > readl()/writel() under an explicit raw spinlock, held across the whole
> > read-modify-write so the controller is unlocked once around the
> > grouped writes rather than on every register write.
> >
> > Annotate the register base with __guarded_by() so that, under
> > CONFIG_WARN_CONTEXT_ANALYSIS, the compiler checks at build time that
> > every hardware register access is performed while holding the lock.
> >
> > Assisted-by: Claude:claude-opus-4-8
> > Signed-off-by: Ryan Chen <ryan_chen@aspeedtech.com>
> >
> > ---
> > Changes in v2:
> > - Take the register lock with the irqsave variant in init_csrows() and in
> > aspeed_probe(); the interrupt handler takes the same lock in hardirq
> > context.
> > - Move the dev_dbg() of the interrupt status register out of the
> > raw_spinlock critical section in the interrupt handler.
> > - Opt aspeed_edac.o into context analysis in drivers/edac/Makefile, so
> > that the __guarded_by() annotation is actually checked.
> > - Note in the interrupt handler that the counter and interrupt flag
> > fields are read-only, so writing back the read value is harmless.
> > ---
> > drivers/edac/Makefile | 1 +
> > drivers/edac/aspeed_edac.c | 131
> > +++++++++++++++++----------------------------
> > 2 files changed, 51 insertions(+), 81 deletions(-)
>
> https://lore.kernel.org/r/sashiko-outbox-162667@kernel.org
>
Hello Boris,
Sorry, I do not replied to that one.
I'll take the second option in v6: aspeed_probe() keeps its goto-based
error paths and no longer uses scoped_guard().
v6 drops the annotation and the context analysis opt-in, and assigns
the register base directly:
- scoped_guard(raw_spinlock_irqsave, &aspeed_lock)
- aspeed_regs = regs;
+ aspeed_regs = regs;
While at it, v6 also switches the lock from raw_spinlock_t to
spinlock_t. That is what regmap used before this patch, and the
interrupt handler is not IRQF_NO_THREAD, so a raw lock is not needed.
Patches 7/9 and 8/9 follow the same changes.
Thanks your help.
Ryan
> --
> Regards/Gruss,
> Boris.
>
> https://people.kernel.org/tglx/notes-about-netiquette
next prev parent reply other threads:[~2026-11-08 2:01 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-07 6:13 [PATCH v5 0/9] Add Aspeed AST2700 SDRAM EDAC support Ryan Chen
2026-10-07 6:13 ` [PATCH v5 1/9] EDAC/aspeed: Set the DIMM grain Ryan Chen
2026-10-07 6:13 ` [PATCH v5 2/9] EDAC/aspeed: Free the interrupt before the mem_ctl_info on remove Ryan Chen
2026-10-07 6:13 ` [PATCH v5 3/9] EDAC/aspeed: Clean up whitespace and include ordering Ryan Chen
2026-10-07 6:13 ` [PATCH v5 4/9] EDAC/aspeed: Free the mem_ctl_info unconditionally on remove Ryan Chen
2026-10-07 6:13 ` [PATCH v5 5/9] dt-bindings: edac: aspeed: Add AST2700 SDRAM EDAC Ryan Chen
2026-10-07 6:13 ` [PATCH v5 6/9] EDAC/aspeed: Replace regmap with direct register access Ryan Chen
2026-11-05 4:56 ` Borislav Petkov
2026-11-08 2:01 ` Ryan Chen [this message]
2026-10-07 6:13 ` [PATCH v5 7/9] EDAC/aspeed: Abstract SoC differences behind chip data Ryan Chen
2026-10-07 6:13 ` [PATCH v5 8/9] EDAC/aspeed: Add AST2700 support Ryan Chen
2026-10-07 6:13 ` [PATCH v5 9/9] MAINTAINERS: Step down as Aspeed AST2500 EDAC driver maintainer Ryan Chen
2026-10-07 20:32 ` Rob Herring (Arm)
2026-10-22 9:52 ` [PATCH v5 0/9] Add Aspeed AST2700 SDRAM EDAC support Ryan Chen
2026-10-22 19:08 ` Borislav Petkov
2026-10-22 23:53 ` Ryan Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=TYZPR06MB7920FD1C150DCB201DB88367F2742@TYZPR06MB7920.apcprd06.prod.outlook.com \
--to=ryan_chen@aspeedtech.com \
--cc=andrew@codeconstruct.com.au \
--cc=bp@alien8.de \
--cc=bp@suse.de \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=joel@jms.id.au \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=linux-edac@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh@kernel.org \
--cc=sschaeck@cisco.com \
--cc=tony.luck@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®