From: Feng Tang <feng.tang@intel.com>
To: Terry Bowman <terry.bowman@amd.com>
Cc: <linux-kernel@vger.kernel.org>, <bp@suse.de>, <x86@kernel.org>
Subject: Re: [PATCH 2/3] tools/x86/kcpuid: Update AMD leaf Fn80000001
Date: Tue, 7 Feb 2023 11:49:24 +0800 [thread overview]
Message-ID: <Y+HKRLN//GnP0c5r@feng-clx> (raw)
In-Reply-To: <20230206141832.4162264-3-terry.bowman@amd.com>
On Mon, Feb 06, 2023 at 08:18:31AM -0600, Terry Bowman wrote:
> Add missing features to sub-leafs EAX, ECX, and EDX of 'Extended
> Processor Signature and Feature Bits' leaf Fn80000001.
Looks good to me, with some nits, that we were trying to make
the abbreviation short and clear, and some below could be shorter?
Reviewed-by: Feng Tang <feng.tang@intel.com>
> Signed-off-by: Terry Bowman <terry.bowman@amd.com>
> ---
> tools/arch/x86/kcpuid/cpuid.csv | 57 +++++++++++++++++++++++++++++++--
> 1 file changed, 54 insertions(+), 3 deletions(-)
>
> diff --git a/tools/arch/x86/kcpuid/cpuid.csv b/tools/arch/x86/kcpuid/cpuid.csv
> index 9914bdf4fc9e..e0c25b75327e 100644
> --- a/tools/arch/x86/kcpuid/cpuid.csv
> +++ b/tools/arch/x86/kcpuid/cpuid.csv
> @@ -340,19 +340,70 @@
> # According to SDM
> # 40000000H - 4FFFFFFFH is invalid range
>
> -
> # Leaf 80000001H
> # Extended Processor Signature and Feature Bits
>
> +0x80000001, 0, EAX, 27:20, extfamily, Extended family
> +0x80000001, 0, EAX, 19:16, extmodel, Extended model
> +0x80000001, 0, EAX, 11:8, basefamily, Description of Family
> +0x80000001, 0, EAX, 11:8, basemodel, Model numbers vary with product
> +0x80000001, 0, EAX, 3:0, stepping, Processor stepping (revision) for a specific model
> +
> +0x80000001, 0, EBX, 31:28, pkgtype, Specifies the package type
> +
> 0x80000001, 0, ECX, 0, lahf_lm, LAHF/SAHF available in 64-bit mode
> +0x80000001, 0, ECX, 1, cmplegacy, Core multi-processing legacy mode
> +0x80000001, 0, ECX, 2, svm, Indicates support for: VMRUN, VMLOAD, VMSAVE, CLGI, VMMCALL, and INVLPGA
> +0x80000001, 0, ECX, 3, extapicspace, Extended APIC register space
> +0x80000001, 0, ECX, 4, altmovecr8, Indicates support for LOCK MOV CR0 means MOV CR8
> 0x80000001, 0, ECX, 5, lzcnt, LZCNT
> +0x80000001, 0, ECX, 6, sse4a, EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support
> +0x80000001, 0, ECX, 7, misalignsse, Misaligned SSE Mode
> 0x80000001, 0, ECX, 8, prefetchw, PREFETCHW
> -
> +0x80000001, 0, ECX, 9, osvw, OS Visible Work-around support
> +0x80000001, 0, ECX, 10, ibs, Instruction Based Sampling
> +0x80000001, 0, ECX, 11, xop, Extended operation support
> +0x80000001, 0, ECX, 12, skinit, SKINIT and STGI support
> +0x80000001, 0, ECX, 13, wdt, Watchdog timer support
> +0x80000001, 0, ECX, 15, lwp, Lightweight profiling support
> +0x80000001, 0, ECX, 16, fma4, Four-operand FMA instruction support
> +0x80000001, 0, ECX, 17, tce, Translation cache extension
> +0x80000001, 0, ECX, 22, TopologyExtensions, Indicates support for Core::X86::Cpuid::CachePropEax0 and Core::X86::Cpuid::ExtApicId
topoext or TopoExt?
> +0x80000001, 0, ECX, 23, perfctrextcore, Indicates support for Core::X86::Msr::PERF_CTL0 - 5 and Core::X86::Msr::PERF_CTR
> +0x80000001, 0, ECX, 24, perfctrextdf, Indicates support for Core::X86::Msr::DF_PERF_CTL and Core::X86::Msr::DF_PERF_CTR
> +0x80000001, 0, ECX, 26, databreakpointextension, Indicates data breakpoint support for Core::X86::Msr::DR0_ADDR_MASK, Core::X86::Msr::DR1_ADDR_MASK, Core::X86::Msr::DR2_ADDR_MASK and Core::X86::Msr::DR3_ADDR_MASK
> +0x80000001, 0, ECX, 27, perftsc, Performance time-stamp counter supported
> +0x80000001, 0, ECX, 28, perfctrextllc, Indicates support for L3 performance counter extensions
> +0x80000001, 0, ECX, 29, mwaitextended, MWAITX and MONITORX capability is supported
mwaitext?
> +0x80000001, 0, ECX, 30, admskextn, Indicates support for address mask extension (to 32 bits and to all 4 DRs) for instruction breakpoints
> +
> +0x80000001, 0, EDX, 0, fpu, x87 floating point unit on-chip
> +0x80000001, 0, EDX, 1, vme, Virtual-mode enhancements
> +0x80000001, 0, EDX, 2, de, Debugging extensions, IO breakpoints, CR4.DE
> +0x80000001, 0, EDX, 3, pse, Page-size extensions (4 MB pages)
> +0x80000001, 0, EDX, 4, tsc, Time stamp counter, RDTSC/RDTSCP instructions, CR4.TSD
> +0x80000001, 0, EDX, 5, msr, Model-specific registers (MSRs), with RDMSR and WRMSR instructions
> +0x80000001, 0, EDX, 6, pae, Physical-address extensions (PAE)
> +0x80000001, 0, EDX, 7, mce, Machine Check Exception, CR4.MCE
> +0x80000001, 0, EDX, 8, cmpxchg8b, CMPXCHG8B instruction
> +0x80000001, 0, EDX, 9, apic, advanced programmable interrupt controller (APIC) exists and is enabled
> 0x80000001, 0, EDX, 11, sysret, SYSCALL/SYSRET supported
> +0x80000001, 0, EDX, 12, mtrr, Memory-type range registers
> +0x80000001, 0, EDX, 13, pge, Page global extension, CR4.PGE
> +0x80000001, 0, EDX, 14, mca, Machine check architecture, MCG_CAP
> +0x80000001, 0, EDX, 15, cmov, Conditional move instructions, CMOV, FCOMI, FCMOV
> +0x80000001, 0, EDX, 16, pat, Page attribute table
> +0x80000001, 0, EDX, 17, pse36, Page-size extensions
> 0x80000001, 0, EDX, 20, exec_dis, Execute Disable Bit available
> +0x80000001, 0, EDX, 22, mmxext, AMD extensions to MMX instructions
> +0x80000001, 0, EDX, 23, mmx, MMX instructions
> +0x80000001, 0, EDX, 24, fxsr, FXSAVE and FXRSTOR instructions
> +0x80000001, 0, EDX, 25, ffxsr, FXSAVE and FXRSTOR instruction optimizations
> 0x80000001, 0, EDX, 26, 1gb_page, 1GB page supported
> 0x80000001, 0, EDX, 27, rdtscp, RDTSCP and IA32_TSC_AUX are available
> -#0x80000001, 0, EDX, 29, 64b, 64b Architecture supported
> +0x80000001, 0, EDX, 29, lm, 64b Architecture supported
> +0x80000001, 0, EDX, 30, threednowext, AMD extensions to 3DNow! instructions
> +0x80000001, 0, EDX, 31, threednow, 3DNow! instructions
3dnowext
3dnow
I'm not good at naming :) and you may find better names.
Thanks,
Feng
>
> # Leaf 80000002H/80000003H/80000004H
> # Processor Brand String
> --
> 2.34.1
>
next prev parent reply other threads:[~2023-02-07 3:55 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-06 14:18 [PATCH 0/3] Update kcpuid leaves and tool Terry Bowman
2023-02-06 14:18 ` [PATCH 1/3] tools/x86/kcpuid: Fix avx512bw and avx512lvl fields in Fn00000007 Terry Bowman
2023-02-07 3:28 ` Feng Tang
2023-03-07 22:41 ` [tip: x86/misc] " tip-bot2 for Terry Bowman
2023-02-06 14:18 ` [PATCH 2/3] tools/x86/kcpuid: Update AMD leaf Fn80000001 Terry Bowman
2023-02-07 3:49 ` Feng Tang [this message]
2023-02-07 15:47 ` Borislav Petkov
2023-02-08 6:15 ` Feng Tang
2023-03-07 22:41 ` [tip: x86/misc] " tip-bot2 for Terry Bowman
2023-02-06 14:18 ` [PATCH 3/3] tools/x86/kcpuid: Dump the CPUID function in detailed view Terry Bowman
2023-02-07 3:42 ` Feng Tang
2023-02-07 16:17 ` Borislav Petkov
2023-02-08 6:13 ` Feng Tang
2023-03-07 22:41 ` [tip: x86/misc] " tip-bot2 for Borislav Petkov (AMD)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y+HKRLN//GnP0c5r@feng-clx \
--to=feng.tang@intel.com \
--cc=bp@suse.de \
--cc=linux-kernel@vger.kernel.org \
--cc=terry.bowman@amd.com \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®