mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Borislav Petkov <bp@suse.de>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: x86-ml <x86@kernel.org>, lkml <linux-kernel@vger.kernel.org>
Subject: [GTI PULL] x86/cpu updates for v5.14
Date: Mon, 28 Jun 2021 10:27:02 +0200	[thread overview]
Message-ID: <YNmH1pFTZqKlRAO5@zn.tnic> (raw)

Hi Linus,

please pull a bunch of x86/cpu updates for v5.14.

Thx.

---

The following changes since commit 6efb943b8616ec53a5e444193dccf1af9ad627b5:

  Linux 5.13-rc1 (2021-05-09 14:17:44 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip.git tags/x86_cpu_for_v5.14_rc1

for you to fetch changes up to 293649307ef9abcd4f83f6dac4d4400dfd97c936:

  x86/tsx: Clear CPUID bits when TSX always force aborts (2021-06-15 17:46:48 +0200)

----------------------------------------------------------------
- New AMD models support

- Allow MONITOR/MWAIT to be used for C1 state entry on Hygon too

- Use the special RAPL CPUID bit to detect the functionality on AMD and
  Hygon instead of doing family matching.

- Add support for new Intel microcode deprecating TSX on some models and
do not enable kernel workarounds for those CPUs when TSX transactions
always abort, as a result of that microcode update.

----------------------------------------------------------------
Andi Kleen (1):
      x86/cpu: Fix core name for Sapphire Rapids

Andrew Cooper (1):
      perf/x86/rapl: Use CPUID bit on AMD and Hygon parts

David Bartley (1):
      x86/amd_nb: Add AMD family 19h model 50h PCI ids

Pawan Gupta (3):
      x86/msr: Define new bits in TSX_FORCE_ABORT MSR
      x86/events/intel: Do not deploy TSX force abort workaround when TSX is deprecated
      x86/tsx: Clear CPUID bits when TSX always force aborts

Pu Wen (1):
      x86/cstate: Allow ACPI C1 FFH MWAIT use on Hygon systems

 arch/x86/events/intel/core.c        |  8 +++++++-
 arch/x86/events/rapl.c              |  6 ++----
 arch/x86/include/asm/cpufeatures.h  |  3 ++-
 arch/x86/include/asm/intel-family.h |  3 ++-
 arch/x86/include/asm/msr-index.h    |  4 ++++
 arch/x86/kernel/acpi/cstate.c       |  3 ++-
 arch/x86/kernel/amd_nb.c            |  3 +++
 arch/x86/kernel/cpu/amd.c           |  4 ++++
 arch/x86/kernel/cpu/cpu.h           |  2 ++
 arch/x86/kernel/cpu/hygon.c         |  4 ++++
 arch/x86/kernel/cpu/intel.c         |  4 +++-
 arch/x86/kernel/cpu/tsx.c           | 37 +++++++++++++++++++++++++++++++++++--
 include/linux/pci_ids.h             |  1 +
 13 files changed, 71 insertions(+), 11 deletions(-)

-- 
Regards/Gruss,
    Boris.

SUSE Software Solutions Germany GmbH, GF: Felix Imendörffer, HRB 36809, AG Nürnberg

                 reply	other threads:[~2021-06-28  8:27 UTC|newest]

Thread overview: [no followups] expand[flat|nested]  mbox.gz  Atom feed

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=YNmH1pFTZqKlRAO5@zn.tnic \
    --to=bp@suse.de \
    --cc=linux-kernel@vger.kernel.org \
    --cc=torvalds@linux-foundation.org \
    --cc=x86@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®