From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7DC82C433EF for ; Fri, 17 Jun 2022 08:55:25 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1381401AbiFQIzX (ORCPT ); Fri, 17 Jun 2022 04:55:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42772 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1381388AbiFQIzU (ORCPT ); Fri, 17 Jun 2022 04:55:20 -0400 Received: from mail-wr1-x42d.google.com (mail-wr1-x42d.google.com [IPv6:2a00:1450:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3BD6619C36; Fri, 17 Jun 2022 01:55:19 -0700 (PDT) Received: by mail-wr1-x42d.google.com with SMTP id n1so4626701wrg.12; Fri, 17 Jun 2022 01:55:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=message-id:date:mime-version:user-agent:subject:content-language:to :cc:references:from:in-reply-to:content-transfer-encoding; bh=l1z5xMg7Bxc7h4S4BHi9usNXj+Js+8iNVIXmak/bgfM=; b=RKJ1YvdJYubxI1dhPY/OQUYcZNWvwsR3hSMnW3DhjtzNLWCCUqePpnEVUmin4CQfti DHgIXWxq/oSzN4P2yukrmn7h/76ydybVyQtkBMrIfEjY5Cuhv9r8vXhGkaNqmPp/cMgl lbprEc8QkvX0HO5e55gVYsEbhcvsmkUr3AsDXveZ7znPCDaGWyAwvdq7Pyle8L74Zeb7 Btz/hBqxHorw71Si78l1S9BTHji1t+zhn5iRX2mquy1ZUYTZ+II2CTLlV9frl3YPEBR1 p8ZNg70hEKNCAL8Rdz6a/uyzunLIhbUD/bx3vo/ily6rQDnOZKtvhVRVS7MYL4XBHPnY 9Xag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:cc:references:from:in-reply-to :content-transfer-encoding; bh=l1z5xMg7Bxc7h4S4BHi9usNXj+Js+8iNVIXmak/bgfM=; b=qdFm6zvFqkzB5p3007oLlWcLNoMhG4Bgw2/cm0TXmnKGvC/YFQmqEWZqaI66PSL4YX kbQOKvrkAZ7Ed+a5TGBGiaujrjAgSO7OQpQp+1JBcRinENE5VF9CvSoludbh1Vpe1JlE gll+XI7Sv7UHd5Y/23kHhed1x9TpxJlGQjvedvgeVBlxl0aOZK2BFMGNlAEag3xUAyN7 NVXfjvn8qa59ApGX0SzYPv6XR9xR0HVSHyPIk/L78wcFTpvLMwwA4qaOzvPZBtkRY1Rd mfz8zfBTQT20Oaf1iTBpC6Qdu0X5v40jBnQyvj2/YIRXjEyJQ8wF/Tu5OkuINyyJK/GU gnrA== X-Gm-Message-State: AJIora9YOi6PMEmyv09Oq/Gz2vw6fxJOn5O3w6bPPluyd1gcGhgtAcGu +LFDgkULTUNlLainw+7OBuI= X-Google-Smtp-Source: AGRyM1sTqhhfw1OBLLlglJklCS+Ig6NucsZXKW2fUndS2h0EKP0isqvDTqr404xZJVJ0pDiCuLZL4w== X-Received: by 2002:adf:f446:0:b0:21b:821f:a916 with SMTP id f6-20020adff446000000b0021b821fa916mr321884wrp.11.1655456117655; Fri, 17 Jun 2022 01:55:17 -0700 (PDT) Received: from [192.168.0.24] (80.174.78.229.dyn.user.ono.com. [80.174.78.229]) by smtp.gmail.com with ESMTPSA id n125-20020a1c2783000000b003974cb37a94sm8397306wmn.22.2022.06.17.01.55.16 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 17 Jun 2022 01:55:16 -0700 (PDT) Message-ID: Date: Fri, 17 Jun 2022 10:55:15 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.8.1 Subject: Re: [PATCH v4 1/2] arm64: dts: mediatek: mt8195: add efuse node and cells Content-Language: en-US To: Chunfeng Yun Cc: Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, Macpaul Lin , AngeloGioacchino Del Regno References: <20220617072344.21461-1-chunfeng.yun@mediatek.com> From: Matthias Brugger In-Reply-To: <20220617072344.21461-1-chunfeng.yun@mediatek.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Series applied, thanks! On 17/06/2022 09:23, Chunfeng Yun wrote: > Add efuse node and cells used by t-phy to fix the bit shift issue > > Reviewed-by: AngeloGioacchino Del Regno > Tested-by: Macpaul Lin > Signed-off-by: Chunfeng Yun > --- > v4: no changes > > v3: > add reviewed-by and tested-by; > fix duplicated unit-address warning; > > NOTE: > based on v5.18-next/dts64 of matthias.bgg's branch; > > v2: no changes, just based on new mt8195.dtsi > --- > arch/arm64/boot/dts/mediatek/mt8195.dtsi | 55 ++++++++++++++++++++++++ > 1 file changed, 55 insertions(+) > > diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi > index b57e620c2c72..d5bc4cf5f4ac 100644 > --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi > +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi > @@ -691,6 +691,53 @@ > status = "disabled"; > }; > > + efuse: efuse@11c10000 { > + compatible = "mediatek,mt8195-efuse", "mediatek,efuse"; > + reg = <0 0x11c10000 0 0x1000>; > + #address-cells = <1>; > + #size-cells = <1>; > + u3_tx_imp_p0: usb3-tx-imp@184,1 { > + reg = <0x184 0x1>; > + bits = <0 5>; > + }; > + u3_rx_imp_p0: usb3-rx-imp@184,2 { > + reg = <0x184 0x2>; > + bits = <5 5>; > + }; > + u3_intr_p0: usb3-intr@185 { > + reg = <0x185 0x1>; > + bits = <2 6>; > + }; > + comb_tx_imp_p1: usb3-tx-imp@186,1 { > + reg = <0x186 0x1>; > + bits = <0 5>; > + }; > + comb_rx_imp_p1: usb3-rx-imp@186,2 { > + reg = <0x186 0x2>; > + bits = <5 5>; > + }; > + comb_intr_p1: usb3-intr@187 { > + reg = <0x187 0x1>; > + bits = <2 6>; > + }; > + u2_intr_p0: usb2-intr-p0@188,1 { > + reg = <0x188 0x1>; > + bits = <0 5>; > + }; > + u2_intr_p1: usb2-intr-p1@188,2 { > + reg = <0x188 0x2>; > + bits = <5 5>; > + }; > + u2_intr_p2: usb2-intr-p2@189,1 { > + reg = <0x189 0x1>; > + bits = <2 5>; > + }; > + u2_intr_p3: usb2-intr-p3@189,2 { > + reg = <0x189 0x2>; > + bits = <7 5>; > + }; > + }; > + > u3phy2: t-phy@11c40000 { > compatible = "mediatek,mt8195-tphy", "mediatek,generic-tphy-v3"; > #address-cells = <1>; > @@ -873,6 +920,10 @@ > clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>, > <&topckgen CLK_TOP_SSUSB_PHY_P1_REF>; > clock-names = "ref", "da_ref"; > + nvmem-cells = <&comb_intr_p1>, > + <&comb_rx_imp_p1>, > + <&comb_tx_imp_p1>; > + nvmem-cell-names = "intr", "rx_imp", "tx_imp"; > #phy-cells = <1>; > }; > }; > @@ -897,6 +948,10 @@ > clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>, > <&topckgen CLK_TOP_SSUSB_PHY_REF>; > clock-names = "ref", "da_ref"; > + nvmem-cells = <&u3_intr_p0>, > + <&u3_rx_imp_p0>, > + <&u3_tx_imp_p0>; > + nvmem-cell-names = "intr", "rx_imp", "tx_imp"; > #phy-cells = <1>; > }; > };