From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7D4FA2E282B for ; Sat, 7 Mar 2026 14:31:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772893896; cv=none; b=ZAci0/jGbQS2KMws03wSFTJv4Ttg30ylqbvQA5j4PU1tuYk3NCd6hTCK001PeOjsLadNwgNxvFD5d88NE1QLG78xaCcEooL33X10OjDKvB6yzhcJmKwVN8sPxnQk5WKt4v+VpyDrv9QXJhkvn98sCVyYQgkdejb681XaUtb7Yds= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772893896; c=relaxed/simple; bh=g/L4P+Lx8U99RzdAYQ77eCkCadKZuQHzA3Q3uMi/iTM=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=cJhNE6878E1ctJV9k5Ch2NmiX+0xlgtutwdfsX7rW8TBGUNgxrCip2SKzIAKaM9MFKr/MXavmcdxEbL+4roXVweh5SnfOictve+T1ts+mcV5ASSEAIeY+NwHClGLx11zNWda1Sc4zOm1ZpskPuBky81nFYzxyc0ukvVIE2IaKmM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=LKjKvKyv; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="LKjKvKyv" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-4852e9ca034so4944635e9.2 for ; Sat, 07 Mar 2026 06:31:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1772893894; x=1773498694; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=DVhycCAQhjB5+p0XAMFhZeGMfvAqhDk5umDLeanGzsA=; b=LKjKvKyvGvFP+vkQmTN1Y26ELvw5J0KDSuJ8OCIn1N8MuvMylSf7y340OaJB+v2Xl4 MuHfNv5SAzDYFe51EJGplNvMoY/Be1vWia+kFjfw2itt/FXFITDeNhhm2QpQXnMX4A9W Zlz55sAmN+X1b3DZDFA54eb8+VhMZtsp9Fhp6Z+vHXjOnP15393styogNdxb1VRSPU5R LiKQs3NEpwkc8g4VRkkdrbAHnHL0L//F22HLXwFGdjKMXBGPitgVPx/trkpLTpVwSokv ZCF5yzSlsV7FrfdM0rBLokYLmx8qiS2vw3JcbRSflNJv2tJ4zC1LkNrzrPcetowpNqvl r+zg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772893894; x=1773498694; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=DVhycCAQhjB5+p0XAMFhZeGMfvAqhDk5umDLeanGzsA=; b=nDOnGPkDkuy96fuK2Nv/kRZXDhV1OQuk8tfzzofucBPDsqESaNVhqKlqivmM1d13Cs G1CczjMxFvrFi7yQWCdvxyYPwPHgiJ5vOdXMl0ISZLlsunk8ZFSmzLFiw5Bf+afDk0Cf ApbDde9PrbIrNJsT8pqf7sf/Dl/+Hzh88VVQbH2+SjbONdL/lSqhJkeHM6XLr4seH3rO OMfcL7iEq70R52Lg093cr5hFYieWDdc+3/FmTTkCkWJG5gPLmWcl+mY2t+axiJkbAuCh OZ0cqZEc7hoZ4UKErSktVYJqZT5a6ZLCw22SgrOGd0/FXZPIdYBr9L9s5wcKsoEmdUe1 AS1A== X-Forwarded-Encrypted: i=1; AJvYcCVY9x5WwxEP3AeCC5IPxrJvzcvinyaSY09UVIEAAvoboX0qrgAMk7NP9D2atllGQkE4hThxMqG/rVgyz9Y=@vger.kernel.org X-Gm-Message-State: AOJu0Yx3ov796XErf+UfAEsVV7RUFZ3t/3SLy3a/iLyjrKNN0n/IN16P 1RNUvCBfdpw6xMSKMDxwIrkIix3lsHm6Df4ScIf67rzI810SotX5Pg4smut5VIwvMcI= X-Gm-Gg: ATEYQzz4imWBKFdcdtKFyBTN+zcBjaNHA57414gMQGBmPMYaE7NxxZKElo4kw3Bwyv9 3zFktSjVaYyUzNs2JsjXinWBh3kNzk2kLn2QMePrtWgxsYtZzTmwFJ+oKsEFbR1bTkW8l9gaLJG 0NOcSdcIQVi1YtN5x02RKs0sORNnwqohuc/diCcF+vgn4GnfaNaXDTEUCT9f4TQxhBtdRlwUx3+ 4Bu7KACAa7TYpeb1T05zvcxZEosYHKJsfuPjUDvakUj/4EjgxaUeqtBIqCNuYVE+K8EOYs9p7tm NBPsif+G8qjiiFaQyPpnSImkhuAERP3D/NfYXgJRD51eFHFeM7TuVK32h0s9FxUhqlRI2qNYWl+ BzxhRTNsiw8a64t/NB6G3raBo7S2h93VLRe7sEqOCMkg35Z2cAUwEGdkBGcMwEB3uXsInMf0EuO h1O+YeCghUd5+AnfkWDyApH4lXgN7TQQ== X-Received: by 2002:a05:600c:8b0d:b0:482:dbd7:a1c1 with SMTP id 5b1f17b1804b1-48526984289mr91782915e9.34.1772893893631; Sat, 07 Mar 2026 06:31:33 -0800 (PST) Received: from [192.168.50.4] ([82.78.167.98]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-485246fd237sm77122865e9.7.2026.03.07.06.31.32 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sat, 07 Mar 2026 06:31:33 -0800 (PST) Message-ID: Date: Sat, 7 Mar 2026 16:31:32 +0200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v4 3/5] dt-bindings: arm: microchip,sam9x60-pit64b : convert to DT schema To: Akhila YS , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Conor Dooley References: <20260227-arm-microchip-v4-0-7e2ae1c5b5d6@gmail.com> <20260227-arm-microchip-v4-3-7e2ae1c5b5d6@gmail.com> Content-Language: en-US From: Claudiu Beznea In-Reply-To: <20260227-arm-microchip-v4-3-7e2ae1c5b5d6@gmail.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 2/27/26 17:14, Akhila YS wrote: > Convert Atmel Periodic interval timer of 64bit (PIT64b) binding to YAML > format. > Changes during conversion: > - Add missing compatible "microchip,sama7g5-pit64b" along with a fallback > compatible "microchip,sam9x60-pit64b". > > Acked-by: Conor Dooley > Signed-off-by: Akhila YS > --- > .../devicetree/bindings/arm/atmel-sysregs.txt | 8 --- > .../bindings/arm/microchip,sam9x60-pit64b.yaml | 68 ++++++++++++++++++++++ > 2 files changed, 68 insertions(+), 8 deletions(-) > > diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt > index 70059f66f2b4..d0561f7f465c 100644 > --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt > +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt > @@ -1,13 +1,5 @@ > Atmel system registers > > -PIT64B Timer required properties: > -- compatible: Should be "microchip,sam9x60-pit64b" or > - "microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b" > - "microchip,sama7d65-pit64b", "microchip,sam9x60-pit64b" > -- reg: Should contain registers location and length > -- interrupts: Should contain interrupt for PIT64B timer > -- clocks: Should contain the available clock sources for PIT64B timer. > - > System Timer (ST) required properties: > - compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd" > - reg: Should contain registers location and length > diff --git a/Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b.yaml b/Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b.yaml > new file mode 100644 > index 000000000000..f00ac7e858d9 > --- /dev/null > +++ b/Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b.yaml > @@ -0,0 +1,68 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/arm/microchip,sam9x60-pit64b.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Microchip PIT64B 64-bit Periodic Interval Timer > + > +maintainers: > + - Nicolas Ferre > + - Claudiu Beznea > + > +description: > + The Microchip PIT64B is a 64-bit periodic interval timer used in > + several modern Microchip ARM SoCs including SAM9X60, SAM9X7 and > + SAMA7D65 families. It provides extended timing range, flexible > + clock selection and supports both periodic and one-shot interrupt > + generation modes. > + > +properties: > + compatible: > + oneOf: > + - const: microchip,sam9x60-pit64b > + - items: > + - enum: > + - microchip,sama7d65-pit64b > + - microchip,sama7g5-pit64b > + - microchip,sam9x7-pit64b Same here, I'll adjust this list to be alphanumerically sorted, thus, microchip,sam9x7-pit64b first. Other than that: Reviewed-by: Claudiu Beznea