From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5943440BF5; Mon, 30 Dec 2024 03:10:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735528260; cv=none; b=avWtgTXLnM2sO7FIcfkYz6EJf0b+crYyhLMelS166IV+A2vIm0AVa+rkZfvjiVkCFmzfWdR9mV8lE1JPahfGXX7iJoboH9ttyDFDSoGe/RXmq3ktSVyyWIv4ga76mSA5eGQ7TkkiKhBtOc76LSj53xWzv8atBbPJGtOiJMcmg1E= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735528260; c=relaxed/simple; bh=LhErWe1joghxmoz3ovvHY/MTlGYt29VHMJqUqQT1mRU=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=R6R5oiPGA11npjZMS17R4z2bmMLaSRnTtHuFvYUp1ZhwYNPA+1a/Hdp58D8CgZlD23sPrA+dRorZD+3r/ZOVjpN9izsTOxoLinM/Yt+CcaBybRAw96Jpa3+3WE5PYyzB/UQT+EjTNXMZpBs/Hi7+AIWunHc7AshveliiYO4kmqU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ogZmG4aK; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ogZmG4aK" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BTNxsqg002111; Mon, 30 Dec 2024 03:10:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 8LeX0SNVKwnDuC1hXzbI3e9fwo7//cOwzWCPxtzD+es=; b=ogZmG4aKt6mAUt6n uMsgbQel97tcRNY6okwF73LMWQT9QfWygZ7/oFohmIat8rSNJqxm7eFfNdr4+0Jc l+cxZKSo2vMbydCq1Q5Yu6mCOJboVDIrw2MPMV45CsAuoRpJHTmN6gBk6NQROxz6 k/Fmeq75ajmAtlHxsk2wAuSMiFxNAydsBoE8c2bpuXBGCnRW741BUXWMEML7VtdM /a+hxFp0qX9zJy0sMJfbTmTZSvnap63O8XgcRNcIvfl2042Yj/27oIIoJu5ocPQY dcyThOb1oQ0wAXoMQ7zieV4RjAFiwqtSCF5lN6qC0g3V8eLkl2FFNHedgh+SLx46 hZxZVA== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43u6u2gw5j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 30 Dec 2024 03:10:43 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BU3Ag0V013582 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 30 Dec 2024 03:10:42 GMT Received: from [10.64.16.151] (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Sun, 29 Dec 2024 19:10:35 -0800 Message-ID: Date: Mon, 30 Dec 2024 11:10:32 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v4 0/9] Add display support for QCS615 platform To: Bjorn Andersson CC: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krishna Manikandan , "Konrad Dybcio" , Liu Li , Xiangxu Yin , , , , , , "Krzysztof Kozlowski" References: <20241210-add-display-support-for-qcs615-platform-v4-0-2d875a67602d@quicinc.com> Content-Language: en-US From: fange zhang In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: ByuFe9F9b35sQmZcFjxluvZiikS7HJzz X-Proofpoint-ORIG-GUID: ByuFe9F9b35sQmZcFjxluvZiikS7HJzz X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 adultscore=0 clxscore=1015 spamscore=0 malwarescore=0 lowpriorityscore=0 bulkscore=0 mlxlogscore=999 suspectscore=0 phishscore=0 priorityscore=1501 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412300023 On 2024/12/26 13:18, Bjorn Andersson wrote: > On Tue, Dec 10, 2024 at 02:53:51PM +0800, Fange Zhang wrote: >> This series aims to enable display on the QCS615 platform >> >> 1.Add MDSS & DPU support for QCS615 >> 2.Add DSI support for QCS615 >> >> QCS615 platform supports DisplayPort, and this feature will be added in a future patch >> >> Only dts part of this patch series depends on the following patch series >> The other dependency patches have already been merged into linux-next >> - dispcc >> https://lore.kernel.org/all/20241108-qcs615-mm-clockcontroller-v3-0-7d3b2d235fdf@quicinc.com/ >> - dispcc dts >> https://lore.kernel.org/lkml/20241108-qcs615-mm-dt-nodes-v1-0-b2669cac0624@quicinc.com/ >> > > I don't understand why you send patches to the list with dependencies on > patches that has received feedback and requests for changes. Now you're > forcing me to go see if perhaps there was a new version of that series > that I have merged. > > I can't find a v2 of that series, so your series is spam in my inbox. sorry, got it, will update patch once the dependency patch is picked. > >> Signed-off-by: Li Liu >> Signed-off-by: Fange Zhang >> --- >> Changes in v4: >> - Add dp-connector node for anx_7625_out [Dmitry] >> - Add missing qcom,sm6150-dsi-ctrl for dsi-controller-main.yaml [Krzysztof] >> - Change VIG_SDM845_MASK to VIG_SDM845_MASK_SDMA for sm6150_sspp [Abhinav] >> - Change DMA_SDM845_MASK to DMA_SDM845_MASK_SDMA for sm6150_sspp [Abhinav] >> - Remove redundant annotation from sdm845_dsi_cfg [Dmitry] >> - Remove redundant blocks from sm6150_intf [Dmitry] >> - Update mdp_opp_table opp clk to correct value >> - Link to v3: https://lore.kernel.org/r/20241122-add-display-support-for-qcs615-platform-v3-0-35252e3a51fe@quicinc.com >> >> Changes in v3: >> - Add reg_bus_bw for sm6150_data [Dmitry] >> - Remove patch for SX150X defconfig [Dmitry] >> - Remove dsi0_hpd_cfg_pins from ioexp [Dmitry] >> - Remove dsi0_cdet_cfg_pins from ioexpa [Dmitry] >> - Remove tlmm node for ioexp_intr_active and ioAexp_reset_active [Dmitry] >> - Remove qcs615_dsi_regulators and reuse sdm845_dsi_cfg [Dmitry, Konrad] >> - Rename qcs615/QCS615 to sm6150/SM6150 for whole patch [Dmitry] >> - Rename qcom,dsi-phy-14nm-615 to qcom,sm6150-dsi-phy-14nm [Dmitry] >> - Rename qcom,qcs615-dsi-ctrl to qcom,sm6150-dsi-ctrl [Dmitry] >> - Rename qcom,qcs615-dpu to qcom,sm6150-dpu [Dmitry] >> - Rename qcom,qcs615-mdss to qcom,sm6150-mdss [Dmitry] >> - Split drm dsi patch to dsi and dsi phy [Dmitry] >> - Update yaml clocks node with ephemeral nodes and remove unsed include [Dmitry, Rob] >> - Link to v2: https://lore.kernel.org/r/20241113-add-display-support-for-qcs615-platform-v2-0-2873eb6fb869@quicinc.com >> >> Changes in v2: >> - Add QCS615 DP controller comment in commit message [Dmitry] >> - Add comments for dsi_dp_hpd_cfg_pins and dsi_dp_cdet_cfg_pins [Dmitry] >> - Add missing port@1 for connector for anx7625 [Dmitry] >> - Change 0 to QCOM_ICC_TAG_ALWAYS for mdss interconnects [Dmitry] >> - Change 0 to GPIO_ACTIVE_HIGH for GPIO flags [Dmitry] >> - Move anx_7625 to same node [Dmitry] >> - Move status to last in mdss_dsi0 [Dmitry] >> - Rename dsi0_hpd_cfg_pins to dsi_dp_hpd_cfg_pins in ioexp [Dmitry] >> - Rename dsi0_cdet_cfg_pins to dsi_dp_cdet_cfg_pins in ioexp [Dmitry] >> - Rename anx_7625_1 to dsi_anx_7625 in ioexp [Dmitry] >> - Remove absent block in qcs615_lm [Dmitry] >> - Remove merge_3d value in qcs615_pp [Dmitry] >> - Remove redundant annotation in qcs615_sspp [Dmitry] >> - Remove unsupported dsi clk from dsi0_opp_table [Dmitry] >> - Remove dp_hpd_cfg_pins node from ioexp [Dmitry] >> - Splite drm driver patches to mdss, dpu and dsi [Dmitry] >> - Link to v1: https://lore.kernel.org/r/20241014-add_display_support_for_qcs615-v1-0-4efa191dbdd4@quicinc.com >> >> --- >> Li Liu (9): >> dt-bindings: display/msm: Add SM6150 DSI phy >> dt-bindings: display/msm: dsi-controller-main: Document SM6150 >> dt-bindings: display/msm: Add SM6150 MDSS & DPU >> drm/msm: mdss: Add SM6150 support >> drm/msm/dpu: Add SM6150 support >> drm/msm/dsi: Add dsi phy support for SM6150 >> drm/msm/dsi: Add support for SM6150 >> arm64: dts: qcom: Add display support for QCS615 >> arm64: dts: qcom: Add display support for QCS615 RIDE board > > Don't write "..for ", use the same format as all other changes to > such files: "arm64: dts: qcom: [-board]: change subject" Got it, will fix them in next patch. - arm64: dts: qcom: Add display support for QCS615 - arm64: dts: qcom: Add display support for QCS615 RIDE board + arm64: dts: qcom: qcs615: Add display support + arm64: dts: qcom: qcs615-ride: Add display support for QCS615 > > Regards, > Bjorn >> >> .../bindings/display/msm/dsi-controller-main.yaml | 2 + >> .../bindings/display/msm/dsi-phy-14nm.yaml | 1 + >> .../bindings/display/msm/qcom,sm6150-dpu.yaml | 108 +++++++++ >> .../bindings/display/msm/qcom,sm6150-mdss.yaml | 245 ++++++++++++++++++++ >> arch/arm64/boot/dts/qcom/qcs615-ride.dts | 89 ++++++++ >> arch/arm64/boot/dts/qcom/qcs615.dtsi | 181 ++++++++++++++- >> .../gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h | 254 +++++++++++++++++++++ >> drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 1 + >> drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 1 + >> drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 1 + >> drivers/gpu/drm/msm/dsi/dsi_cfg.c | 2 + >> drivers/gpu/drm/msm/dsi/dsi_cfg.h | 1 + >> drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 2 + >> drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 1 + >> drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c | 21 ++ >> drivers/gpu/drm/msm/msm_mdss.c | 8 + >> 16 files changed, 917 insertions(+), 1 deletion(-) >> --- >> base-commit: 1031240d9d007339c6661dddfbe2efda0b3859e9 >> change-id: 20241209-add-display-support-for-qcs615-platform-22b8e8848f87 >> >> Best regards, >> -- >> fangez >>