From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B5C114439E for ; Fri, 29 Mar 2024 09:25:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711704356; cv=none; b=E1EL/M6IWgUbY+kxxbeqe3vX8TCM8xRxatxL7INxmBx62S+2J09jTxC3+Vd7Fl0bYvU1KfIjZIc/T5X7iuxLDRuc6HmNLe8GMRSia6j6nh4nR2SlKpXo3iLzNWQPy9XnsD1WASf+B8WlhetRD8t94sWIaHXceWPljO55zxO3M2I= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711704356; c=relaxed/simple; bh=MF1Ku/gLWWSReWgKcH2HCIF0NvNzfqUrCw4PYMelJgA=; h=Message-ID:Date:MIME-Version:From:Subject:To:Cc:References: In-Reply-To:Content-Type; b=iWSG7j6MkT20aHrI/InQN1R3Mwbvufx9TDajqDpbL0+Vd+vlgJZuA+Bf+/7x+AZse7BPZcbj11Z/e9+ZgNpayHI+nC3kAJ2Jg+Npz7XfmmH8/piCe7vTZYTl2fgt1UZUOIQlPbpA1ufsF2yZrudQbvnfAYaWjX9Zc1SzuBa7MFA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=BURO8ZOR; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="BURO8ZOR" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-33edbc5932bso1256412f8f.3 for ; Fri, 29 Mar 2024 02:25:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711704353; x=1712309153; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:from:to:cc:subject:date:message-id :reply-to; bh=ZbqAjvcUfXjEMKsMx6DWt6hGRbZ/4fw+xrXlGf6rT+k=; b=BURO8ZORorh4e+9lhJ45tBmmkjHTQHMtg44jySVxHtSpmIzigT48qOo6+IEEOxVMgu qJqVh1vuMBRc+s+cfTjpAxTisg1r/uiE8i9NO01ezl+0lv4+PtjlKPkHbpc+sLYPEHs+ TfYLZXAtNMsC/yoKtpCnJwqcPATaqy7S8N8rzyTqs8qe/JkM6voyxus7AkkFKggRrBft dQ1DG/5WS1My1NMHwWkOg5kuUYJldM7Q4c8Ll7uziaEfO1c3g5PmJxof0oHR3thpy1eX FhR4eM2JZmyirRW23+wru/roHC3D2X+PKWRd6uNRZmhu+w+/u7L/ej06eCR36APD6SNZ ofpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711704353; x=1712309153; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:x-gm-message-state:from:to:cc:subject :date:message-id:reply-to; bh=ZbqAjvcUfXjEMKsMx6DWt6hGRbZ/4fw+xrXlGf6rT+k=; b=nwEk1PHDcdxMU5rQRoqZx9PoZlE13rF6E8vyTg0lxQ9BIKCFYkfQtWIQ0cdHJahu2M R9H1qwJiQsWkxbS1j4F31FrYhbwiWjQhgY4EUv9nalAZES+Uf8dVeDYOQnD/pVPM/oe5 spB2g+F7vFETxTQc0iHcYaHYi7MAdCWhMmN/CV8l2lDanW0c1jH8VK1AQa22Q/zUbZct yeqLqMJrc3J/EwlTpuO8b2fYXWMuoQUjeSSeNF0xCVaLel3OfhxpM2yE/2K+tEuVkM9q H3WaNBe8XPTjXS6DS9tLDoSpRvFnxKrKeM5mq8GLh/d1i5U3E/y+KhisMGnCTBEEbpUJ pzOg== X-Forwarded-Encrypted: i=1; AJvYcCVJjVpDEO9KnO2G6UrkgSJBxjZvLhmcuLiknNH5c9EEH155Gy0xyTAQGg8HktLqS8UfizfJp4tsVLhj+pqsnkKDKTV3VAxQcK8B97YF X-Gm-Message-State: AOJu0Ywkd3dZxFM9paid4fDUZwCjGyqhPlMV4LnQayqt0SRH3mF5sqiC Ahh3/LHhZ1DNKvNESg/KM+/PR36cmzAdQgEjzpZn9+QRBwq3vt4avT4y9NI1Fd8= X-Google-Smtp-Source: AGHT+IH50re5PV/7C69XBqtrNUv+0lTseoO19JlUo4rrIVUwOSr28cjIJZSndIqjgSoPac8lxMlu5g== X-Received: by 2002:a05:6000:1b04:b0:341:a802:3d25 with SMTP id f4-20020a0560001b0400b00341a8023d25mr840814wrz.53.1711704352929; Fri, 29 Mar 2024 02:25:52 -0700 (PDT) Received: from ?IPV6:2a01:e0a:982:cbb0:3cd8:c97b:1468:c232? ([2a01:e0a:982:cbb0:3cd8:c97b:1468:c232]) by smtp.gmail.com with ESMTPSA id bk5-20020a0560001d8500b003418364032asm3779716wrb.112.2024.03.29.02.25.52 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 29 Mar 2024 02:25:52 -0700 (PDT) Message-ID: Date: Fri, 29 Mar 2024 10:25:51 +0100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird From: Neil Armstrong Reply-To: neil.armstrong@linaro.org Subject: Re: [PATCH 3/3] arm64: dts: amlogic: add reset controller for Amlogic T7 SoC To: kelvin.zhang@amlogic.com, Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Jerome Brunet , Martin Blumenstingl Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, Zelong Dong References: <20240329-t7-reset-v1-0-4c6e2e68359e@amlogic.com> <20240329-t7-reset-v1-3-4c6e2e68359e@amlogic.com> Content-Language: en-US, fr Autocrypt: addr=neil.armstrong@linaro.org; keydata= xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB AAHNKk5laWwgQXJtc3Ryb25nIDxuZWlsLmFybXN0cm9uZ0BsaW5hcm8ub3JnPsLAkQQTAQoA OwIbIwULCQgHAwUVCgkICwUWAgMBAAIeAQIXgBYhBInsPQWERiF0UPIoSBaat7Gkz/iuBQJk Q5wSAhkBAAoJEBaat7Gkz/iuyhMIANiD94qDtUTJRfEW6GwXmtKWwl/mvqQtaTtZID2dos04 YqBbshiJbejgVJjy+HODcNUIKBB3PSLaln4ltdsV73SBcwUNdzebfKspAQunCM22Mn6FBIxQ GizsMLcP/0FX4en9NaKGfK6ZdKK6kN1GR9YffMJd2P08EO8mHowmSRe/ExAODhAs9W7XXExw UNCY4pVJyRPpEhv373vvff60bHxc1k/FF9WaPscMt7hlkbFLUs85kHtQAmr8pV5Hy9ezsSRa GzJmiVclkPc2BY592IGBXRDQ38urXeM4nfhhvqA50b/nAEXc6FzqgXqDkEIwR66/Gbp0t3+r yQzpKRyQif3OwE0ETVkGzwEIALyKDN/OGURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYp QTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXMcoJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+ SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hiSvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY 4yG6xI99NIPEVE9lNBXBKIlewIyVlkOaYvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoM Mtsyw18YoX9BqMFInxqYQQ3j/HpVgTSvmo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUX oUk33HEAEQEAAcLAXwQYAQIACQUCTVkGzwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfn M7IbRuiSZS1unlySUVYu3SD6YBYnNi3G5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa3 3eDIHu/zr1HMKErm+2SD6PO9umRef8V82o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCS KmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy 4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJC3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTT QbM0WUIBIcGmq38+OgUsMYu4NzLu7uZFAcmp6h8g Organization: Linaro In-Reply-To: <20240329-t7-reset-v1-3-4c6e2e68359e@amlogic.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 29/03/2024 10:17, Kelvin Zhang via B4 Relay wrote: > From: Zelong Dong > > Add the reset controller device of Amlogic T7 SoC family > > Signed-off-by: Zelong Dong > Signed-off-by: Kelvin Zhang > --- > arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi | 7 +++++++ > 1 file changed, 7 insertions(+) > > diff --git a/arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi > index 5248bdf824ea..e94bb85b5292 100644 > --- a/arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi > +++ b/arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi > @@ -5,6 +5,7 @@ > > #include > #include > +#include > > / { > interrupt-parent = <&gic>; > @@ -149,6 +150,12 @@ apb4: bus@fe000000 { > #size-cells = <2>; > ranges = <0x0 0x0 0x0 0xfe000000 0x0 0x480000>; > > + reset: reset-controller@2000 { > + compatible = "amlogic,t7-reset"; > + reg = <0x0 0x2000 0x0 0x98>; > + #reset-cells = <1>; > + }; > + > watchdog@2100 { > compatible = "amlogic,t7-wdt"; > reg = <0x0 0x2100 0x0 0x10>; > Reviewed-by: Neil Armstrong