From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 044543FB7C9 for ; Tue, 31 Mar 2026 14:32:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.140.110.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774967533; cv=none; b=GUlqICvU2nOUEiDcN/+qCbk642W/R3jIFx+K0HNZbxP5ZgEEs2fhHOtUFc0SOyDKedLJKqryItwbH5yOs7y0yOk2+qcz5QzW4iHODC3EzF6LqxPH8p9b0DNiatdzS+jOYrHuO0uUgfOAHQ+ibNCPyHzhDS1A54Q5vzaMYzrmvbA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774967533; c=relaxed/simple; bh=iNxOjW15bAhGECqyOpje5IdokDrygM3OjbtlLkrF2ss=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=FOLPR2cPRNj7hdMQXrImQ3lrmF1pgvuQyVVu8jb9XG357eqE2vYysEbgBFPHFRpeXfBbpkZoywY4KIlYaXYKUiY6BHRWOxYTcnAemQNuIpOQlJkULQ116mf1oKjvaRDKFzy1+RhgOAe0zMTjm5Ikk+Sudc6RuFOLrEscKFda/bI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b=ZCKOfRRP; arc=none smtp.client-ip=217.140.110.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="ZCKOfRRP" Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 8F4DE49DB for ; Tue, 31 Mar 2026 07:32:05 -0700 (PDT) Received: from [192.168.0.1] (usa-sjc-imap-foss1.foss.arm.com [10.121.207.14]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 3C7F03F641 for ; Tue, 31 Mar 2026 07:32:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=arm.com; s=foss; t=1774967531; bh=iNxOjW15bAhGECqyOpje5IdokDrygM3OjbtlLkrF2ss=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=ZCKOfRRPtMI13lV2xPDu285sHRghguKJDCnqTtWgJ/aXGoRa5AY83EF9ZdPZz6UI4 5eYzF//oLlbA5YbLWoatVOfDaAF2lGTmr2Itojt5YPgNNmNFjs9LWmcNy1OZfqGYj3 n/tHW1qrbFQa6lBCegstvzQH0ByfXpgUJHqpoHOk= Date: Tue, 31 Mar 2026 15:31:49 +0100 From: Liviu Dudau To: Guangliu Ding Cc: Daniel Almeida , Alice Ryhl , Boris Brezillon , Steven Price , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Jiyu Yang Subject: Re: [PATCH 1/2] dt-bindings: gpu: mali-valhall-csf: Document i.MX952 support Message-ID: References: <20260331-master-v1-0-65c8e318d462@nxp.com> <20260331-master-v1-1-65c8e318d462@nxp.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20260331-master-v1-1-65c8e318d462@nxp.com> On Tue, Mar 31, 2026 at 06:12:38PM +0800, Guangliu Ding wrote: > Add compatible string of Mali G310 GPU on i.MX952 board. > > Signed-off-by: Guangliu Ding > Reviewed-by: Jiyu Yang > --- > Documentation/devicetree/bindings/gpu/arm,mali-valhall-csf.yaml | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/Documentation/devicetree/bindings/gpu/arm,mali-valhall-csf.yaml b/Documentation/devicetree/bindings/gpu/arm,mali-valhall-csf.yaml > index 8eccd4338a2b..6a10843a26e2 100644 > --- a/Documentation/devicetree/bindings/gpu/arm,mali-valhall-csf.yaml > +++ b/Documentation/devicetree/bindings/gpu/arm,mali-valhall-csf.yaml > @@ -20,6 +20,7 @@ properties: > - enum: > - mediatek,mt8196-mali > - nxp,imx95-mali # G310 > + - nxp,imx952-mali # G310 Can you explain why this is needed? Can it not be covered by the existing compatible? Best regards, Liviu > - rockchip,rk3588-mali > - const: arm,mali-valhall-csf # Mali Valhall GPU model/revision is fully discoverable > > > -- > 2.34.1 > -- ==================== | I would like to | | fix the world, | | but they're not | | giving me the | \ source code! / --------------- ¯\_(ツ)_/¯