From: Krishna Chaitanya Chundru <quic_krichai@quicinc.com>
To: "Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Rob Herring" <robh@kernel.org>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Konrad Dybcio" <konrad.dybcio@linaro.org>,
cros-qcom-dts-watchers@chromium.org,
"Bartosz Golaszewski" <brgl@bgdev.pl>,
"Jingoo Han" <jingoohan1@gmail.com>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>
Cc: <andersson@kernel.org>, <quic_vbadigan@quicinc.com>,
<linux-arm-msm@vger.kernel.org>, <linux-pci@vger.kernel.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
"Bartosz Golaszewski" <bartosz.golaszewski@linaro.org>
Subject: Re: [PATCH v2 0/8] PCI: Enable Power and configure the QPS615 PCIe switch
Date: Mon, 5 Aug 2024 10:04:54 +0530 [thread overview]
Message-ID: <ae069a46-a1f4-e847-8b9b-81ca1329d2a3@quicinc.com> (raw)
In-Reply-To: <20240803-qps615-v2-0-9560b7c71369@quicinc.com>
On 8/3/2024 8:52 AM, Krishna chaitanya chundru wrote:
> QPS615 is the PCIe switch which has one upstream and three downstream
> ports. One of the downstream ports is used as endpoint device of Ethernet
> MAC. Other two downstream ports are supposed to connect to external
> device. One Host can connect to QPS615 by upstream port.
>
> QPS615 switch power is controlled by the GPIO's. After powering on
> the switch will immediately participate in the link training. if the
> host is also ready by that time PCIe link will established.
>
> The QPS615 needs to configured certain parameters like de-emphasis,
> disable unused port etc before link is established.
>
> The device tree properties are parsed per node under pci-pci bridge in the
> devicetree. Each node has unique bdf value in the reg property, driver
> uses this bdf to differentiate ports, as there are certain i2c writes to
> select particulat port.
>
> As the controller starts link training before the probe of pwrctl driver,
> the PCIe link may come up before configuring the switch itself.
> To avoid this introduce two functions in pci_ops to start_link() &
> stop_link() which will disable the link training if the PCIe link is
> not up yet.
>
> Now PCI pwrctl device is the child of the pci-pcie bridge, if we want
> to enable the suspend resume for pwrctl device there may be issues
> since pci bridge will try to access some registers in the config which
> may cause timeouts or Un clocked access as the power can be removed in
> the suspend of pwrctl driver.
>
> To solve this make PCIe controller as parent to the pci pwr ctrl driver
> and create devlink between host bridge and pci pwrctl driver so that
> pci pwrctl driver will go suspend only after all the PCIe devices went
> to suspend.
>
> Signed-off-by: Krishna chaitanya chundru <quic_krichai@quicinc.com>
> ---
> Changes in V1:
> - Fix the code as per the comments given.
changes in v1:
- Instead of referencing whole i2c-bus add i2c-client node and reference
it (Dmitry)
- Change the regulator's as per the schematics as per offline review
(bjorn Andresson)
- Remove additional host check in bus.c (Bart)
- For stop_link op change return type from int to void (Bart)
- Remove firmware based approach for configuring sequence as suggested
by multiple reviewers.
- Introduce new dt-properties for the switch to configure the switch
as we are replacing the firmware based approach.
- The downstream ports add properties in the child nodes which will
represented in PCIe hierarchy format.
- Removed D3cold D0 sequence in suspend resume for now as it needs
separate discussion.
- Krishna Chaitanya.
> - Removed D3cold D0 sequence in suspend resume for now as it needs
> seperate discussion.
> - change to dt approach for configuring the switch instead of request_firmware() approach
> - Link to v1: https://lore.kernel.org/linux-pci/20240626-qps615-v1-4-2ade7bd91e02@quicinc.com/T/
> ---
>
> ---
> Krishna chaitanya chundru (8):
> dt-bindings: PCI: Add binding for qps615
> dt-bindings: trivial-devices: Add qcom,qps615
> arm64: dts: qcom: qcs6490-rb3gen2: Add node for qps615
> PCI: Change the parent to correctly represent pcie hierarchy
> PCI: Add new start_link() & stop_link function ops
> PCI: dwc: Add support for new pci function op
> PCI: qcom: Add support for host_stop_link() & host_start_link()
> PCI: pwrctl: Add power control driver for qps615
>
> .../devicetree/bindings/pci/qcom,qps615.yaml | 191 ++++++
> .../devicetree/bindings/trivial-devices.yaml | 2 +
> arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 121 ++++
> arch/arm64/boot/dts/qcom/sc7280.dtsi | 2 +-
> drivers/pci/bus.c | 3 +-
> drivers/pci/controller/dwc/pcie-designware-host.c | 18 +
> drivers/pci/controller/dwc/pcie-designware.h | 16 +
> drivers/pci/controller/dwc/pcie-qcom.c | 39 ++
> drivers/pci/pwrctl/Kconfig | 7 +
> drivers/pci/pwrctl/Makefile | 1 +
> drivers/pci/pwrctl/core.c | 9 +-
> drivers/pci/pwrctl/pci-pwrctl-qps615.c | 638 +++++++++++++++++++++
> include/linux/pci.h | 2 +
> 13 files changed, 1046 insertions(+), 3 deletions(-)
> ---
> base-commit: 1722389b0d863056d78287a120a1d6cadb8d4f7b
> change-id: 20240727-qps615-e2894a38d36f
>
> Best regards,
next prev parent reply other threads:[~2024-08-05 4:35 UTC|newest]
Thread overview: 77+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-03 3:22 Krishna chaitanya chundru
2024-08-03 3:22 ` [PATCH v2 1/8] dt-bindings: PCI: Add binding for qps615 Krishna chaitanya chundru
2024-08-03 4:33 ` Rob Herring (Arm)
2024-08-03 11:00 ` Dmitry Baryshkov
2024-08-05 4:16 ` Krishna Chaitanya Chundru
2024-08-04 8:53 ` Krzysztof Kozlowski
2024-08-05 4:11 ` Krishna Chaitanya Chundru
2024-08-05 5:14 ` Krzysztof Kozlowski
2024-08-05 5:26 ` Krishna Chaitanya Chundru
2024-08-05 5:28 ` Krzysztof Kozlowski
2024-08-05 5:57 ` Krishna Chaitanya Chundru
2024-08-05 14:43 ` Krzysztof Kozlowski
2024-08-22 14:16 ` Manivannan Sadhasivam
2024-08-23 9:01 ` Krzysztof Kozlowski
2024-08-23 9:44 ` Manivannan Sadhasivam
2024-08-23 13:51 ` Krzysztof Kozlowski
2024-08-23 15:11 ` Manivannan Sadhasivam
2024-08-05 17:07 ` Bjorn Andersson
2024-08-05 17:18 ` Krzysztof Kozlowski
2024-08-08 12:01 ` Manivannan Sadhasivam
2024-08-08 12:13 ` Krzysztof Kozlowski
2024-08-08 12:41 ` Manivannan Sadhasivam
2024-08-08 13:06 ` Krzysztof Kozlowski
2024-08-08 13:29 ` Manivannan Sadhasivam
2024-08-22 14:09 ` Manivannan Sadhasivam
2024-08-23 9:06 ` Krzysztof Kozlowski
2024-08-23 9:40 ` Manivannan Sadhasivam
2024-08-04 8:56 ` Krzysztof Kozlowski
2024-08-05 4:02 ` Krishna Chaitanya Chundru
2024-08-05 5:12 ` Krzysztof Kozlowski
2024-08-05 5:33 ` Krishna Chaitanya Chundru
2024-08-05 16:39 ` Bjorn Andersson
2024-08-05 16:58 ` Krzysztof Kozlowski
2024-08-03 3:22 ` [PATCH v2 2/8] dt-bindings: trivial-devices: Add qcom,qps615 Krishna chaitanya chundru
2024-08-04 8:50 ` Krzysztof Kozlowski
2024-08-05 4:11 ` Krishna Chaitanya Chundru
2024-08-03 3:22 ` [PATCH v2 3/8] arm64: dts: qcom: qcs6490-rb3gen2: Add node for qps615 Krishna chaitanya chundru
2024-08-04 8:54 ` Krzysztof Kozlowski
2024-08-05 4:14 ` Krishna Chaitanya Chundru
2024-09-09 11:29 ` Caleb Connolly
2024-09-09 11:51 ` Krishna Chaitanya Chundru
2024-09-09 12:54 ` Dmitry Baryshkov
2024-08-03 3:22 ` [PATCH v2 4/8] PCI: Change the parent to correctly represent pcie hierarchy Krishna chaitanya chundru
2024-08-06 19:07 ` Bjorn Helgaas
2024-08-06 20:06 ` Bartosz Golaszewski
2024-08-13 19:15 ` Bartosz Golaszewski
2024-08-22 19:28 ` Bjorn Helgaas
2024-08-22 20:01 ` Bartosz Golaszewski
2024-08-22 21:13 ` Bjorn Helgaas
2024-08-23 8:30 ` Manivannan Sadhasivam
2024-08-23 8:31 ` Bartosz Golaszewski
2024-08-23 7:23 ` Manivannan Sadhasivam
2024-08-03 3:22 ` [PATCH v2 5/8] PCI: Add new start_link() & stop_link function ops Krishna chaitanya chundru
2024-08-03 3:22 ` [PATCH v2 6/8] PCI: dwc: Add support for new pci function op Krishna chaitanya chundru
2024-08-03 3:22 ` [PATCH v2 7/8] PCI: qcom: Add support for host_stop_link() & host_start_link() Krishna chaitanya chundru
2024-08-06 19:12 ` Bjorn Helgaas
2024-09-02 6:51 ` Krishna Chaitanya Chundru
2024-09-02 18:32 ` Dmitry Baryshkov
2024-08-03 3:22 ` [PATCH v2 8/8] PCI: pwrctl: Add power control driver for qps615 Krishna chaitanya chundru
2024-08-03 11:34 ` Dmitry Baryshkov
2024-08-05 6:14 ` Krishna Chaitanya Chundru
2024-08-08 3:30 ` Dmitry Baryshkov
2024-09-02 7:12 ` Krishna Chaitanya Chundru
2024-09-02 7:20 ` Dmitry Baryshkov
2024-09-02 8:31 ` Krishna Chaitanya Chundru
2024-09-02 10:12 ` Dmitry Baryshkov
2024-09-02 10:47 ` Krishna Chaitanya Chundru
2024-09-02 18:37 ` Dmitry Baryshkov
2024-10-17 15:47 ` Krishna Chaitanya Chundru
2024-10-17 16:24 ` Dmitry Baryshkov
2024-08-03 10:56 ` [PATCH v2 0/8] PCI: Enable Power and configure the QPS615 PCIe switch Dmitry Baryshkov
2024-08-05 4:19 ` Krishna Chaitanya Chundru
2024-08-04 8:57 ` Krzysztof Kozlowski
2024-08-05 4:18 ` Krishna Chaitanya Chundru
2024-08-05 4:34 ` Krishna Chaitanya Chundru [this message]
2024-08-05 15:00 ` Rob Herring (Arm)
2024-08-06 15:24 ` Ilpo Järvinen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ae069a46-a1f4-e847-8b9b-81ca1329d2a3@quicinc.com \
--to=quic_krichai@quicinc.com \
--cc=andersson@kernel.org \
--cc=bartosz.golaszewski@linaro.org \
--cc=bhelgaas@google.com \
--cc=brgl@bgdev.pl \
--cc=conor+dt@kernel.org \
--cc=cros-qcom-dts-watchers@chromium.org \
--cc=devicetree@vger.kernel.org \
--cc=jingoohan1@gmail.com \
--cc=konrad.dybcio@linaro.org \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=quic_vbadigan@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®