From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ed1-f47.google.com (mail-ed1-f47.google.com [209.85.208.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 070C13E834C for ; Tue, 9 Jun 2026 08:10:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.47 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780992645; cv=none; b=GGqSAia0P8ws61H74ArTltAr8CSHfGnafkc766jeOg9rpHCaGL5byi8I15/n7hX9UGjD1FeZXN6R+359uKAOtjYCo465K1JyRbXzq1bo+xyVBr9+H1WvRP3ePv62Db21ux+PWFSwXdxkAHpVbNbQPRNGCfiNNC1fiq0i6gC/vm8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780992645; c=relaxed/simple; bh=jE2tru+MqeTMv+2G+OzJCkJ+OKi1leUHrmQ7jjjlrU0=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=rqcZjr8q/VQRjWImwRuJDZ2Iao1fbCHOX3QjHT83Zhe04UM5Kc70xS9PsGy+BLlGY0Dlma4iZUMaEBVDNZjJngWaeYBhXGlWIWQUdSCE4/30+SXsbJJinEUtFuNjQqg4CmhlcImWV4HiqrZV45o01CRm1CzX+vajM4Ph/uJnW7Y= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ufPzdOE5; arc=none smtp.client-ip=209.85.208.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ufPzdOE5" Received: by mail-ed1-f47.google.com with SMTP id 4fb4d7f45d1cf-68c32f3c6d6so5254974a12.3 for ; Tue, 09 Jun 2026 01:10:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1780992641; x=1781597441; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=JAiuzFCgz48v7S4K+eriQebtflc2Mv697Ui08D+kSJk=; b=ufPzdOE5UKo7Ak+e8cAoNOd/9EgPTT3rKDFnIbJZamsEsIQLJdGLS5stEAyjIYno7O px1ryNQ77+JKqKZEBwEEZRDqJK9Lg6zQVhPCq44uE/y5xN2ZpRIjrJjvVWc/TKbcNsaJ Ym02J8bJgnatknANdBhCb14iGgZ491oUX48BgtWNQNiUHIUGyfZhliwvDex59Q0cZbz3 lXWRRcCdMigNtMkzG53CxDdkfhyJXuMr8S6vKclSJbMTj+nRq49OnRiJdTa/lCM5EdAQ V7jEqeDE85/59gcgYPT1umFD14RvTR5l0S1LH/de0dIBh1EcDmRlfLXJE9apJVch9xuN Doyg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780992641; x=1781597441; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JAiuzFCgz48v7S4K+eriQebtflc2Mv697Ui08D+kSJk=; b=Xsn3ht1UfXkQcjKte6fq1QiSBP/BSBBcygAkfy6EfqfbCHg0aSiUkyDMZOzzIbdhxM XIXHR2HNLQeSBH7Qnxl41hxsl5BRWsvm8eIOqmgv/NDn+OjP7c8CI9YXJwySiPf0/45x e3tM7llR/Hgv1I18/Y7c2gOYUJIb9nOfekpksccLtpnBxDFnW1QsX7pCpOwQi50DgZWi 1rjWgjJoswVnTjRDlcM29lntdVxIC7Nsbh2KDXrUiz5+9w1zm4h89MvYuBZkhJps2mJL TaYs2BnIQ1wuXcVcIdLOE31lQJLBoiLBy5Lqp5ZNtpnleq7rH8OLPvxGay8e3UiKlqmM DXUQ== X-Forwarded-Encrypted: i=1; AFNElJ82k+ICp2gImo94MrmzU2SbWHxAeexO3tU3CXVwyrvEC/C4zL/WgNHH+qAZVmb2tz4MYmmHJK2RmAE705k=@vger.kernel.org X-Gm-Message-State: AOJu0YwegR8AUglUv13gC0bm0jcieG4Y/97pIGcfVLa5J7apr8L81Pdw w4mt4RzRh0PAa706Ya/ZB0YDpY1E7y9Gw7Kqh1/oSFrSw2hqVKkypJehM+cdllp+sAY= X-Gm-Gg: Acq92OFUyjz++ywo+2iXjgfzCJg/dte2K83EbBpuNmQqr72YE7OCH/ED9p7Wt1dW8Fl 5aBj4+z2DuNySkFLHhIETq4tWq7wUln7i8EccizBECNA8wBhBE+/HUXmC5N5OkhOwvo55gXr02i zi2XH2lcMNNt7djWVddAlTHVzulVLgI2auygkRMu6cIbPcqFVZkVMV9+ad3cqSJ0c2HJGl97bop BUeaKrFCoFi73DWtiwUbKTgvNYopDHFsOEeir5mauDUAlIZfuO6Ghw5fMK1dk5HteBR4tNDVOc1 HEGnIzwsWAHl/Cq3xXdHGsr0Ydy44l3yfqgRSS//HjaP2PxuxHUdde8YgOsPzsWgx3GcHk3QD0Q CnrlA9RNt9IcNpFUBtTbAXtnMs+1hc7HndjBVzkHbW9ercJHaTYPcf2BB4hq3HJODzse5dal2OH xOF2v8274+dKUdCDPrk6J2VURhDvcZD065RNhOmNuegzz16g== X-Received: by 2002:a05:6402:4595:b0:67f:99d8:868 with SMTP id 4fb4d7f45d1cf-68fa5147360mr8164600a12.16.1780992641088; Tue, 09 Jun 2026 01:10:41 -0700 (PDT) Received: from linaro.org ([2a02:2454:ff23:4410:919a:5e38:ea48:32e9]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-68e6585154dsm8083640a12.15.2026.06.09.01.10.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 01:10:40 -0700 (PDT) Date: Tue, 9 Jun 2026 10:10:34 +0200 From: Stephan Gerhold To: Miquel Raynal Cc: Krzysztof Kozlowski , Manivannan Sadhasivam , Richard Weinberger , Vignesh Raghavendra , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-mtd@lists.infradead.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 1/4] dt-bindings: mtd: qcom,nandc: Add MDM9607 QPIC NAND controller Message-ID: References: <20260608-qcom-nandc-mdm9607-v1-0-4639a0492274@linaro.org> <20260608-qcom-nandc-mdm9607-v1-1-4639a0492274@linaro.org> <20260609-quirky-rat-of-criticism-aea1fe@quoll> <87mrx4b164.fsf@bootlin.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <87mrx4b164.fsf@bootlin.com> On Tue, Jun 09, 2026 at 09:52:51AM +0200, Miquel Raynal wrote: > >> On MDM9607, there is only a single controllable clock for the NAND > >> controller (RPM_SMD_QPIC_CLK). The same situation also applies e.g. for > >> qcom,sdx55-nand, but the corresponding device tree (qcom-sdx55.dtsi) works > >> around that by assigning a dummy clock (&nand_clk_dummy) to the second > >> clock ("aon") that is required by the dt-bindings. This is not really > >> useful, so avoid doing that for new platforms by excluding the second "aon" > >> clock entry in the dt-bindings. > > > > Reviewed-by: Krzysztof Kozlowski > > What is the problem in giving twice the same clock? If this is what is > done in the hardware routing, I do not see the reason for more > complexity in the binding? > I had that in my first draft for this series, but this would be wrong IMO. I suspect there is no QPIC/NAND related "aon" (always-on) clock on this platform at all. I'm not sure about MDM9607 in particular (maybe someone from Qualcomm can confirm), but a similar platform I was looking into at some point actually had *3* separate clocks for QPIC in the hardware and none of them were called "aon" ... I think it's better to omit it and describe what we know for sure instead of describing some dummy hardware resources that do not actually exist. Thanks, Stephan