From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S936556AbcJQRB6 (ORCPT ); Mon, 17 Oct 2016 13:01:58 -0400 Received: from Galois.linutronix.de ([146.0.238.70]:37916 "EHLO Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933700AbcJQQ4V (ORCPT ); Mon, 17 Oct 2016 12:56:21 -0400 Date: Mon, 17 Oct 2016 18:53:31 +0200 (CEST) From: Thomas Gleixner To: Fenghua Yu cc: "H. Peter Anvin" , Ingo Molnar , Tony Luck , Peter Zijlstra , Stephane Eranian , Borislav Petkov , Dave Hansen , Nilay Vaish , Shaohua Li , David Carrillo-Cisneros , Ravi V Shankar , Sai Prakhya , Vikas Shivappa , linux-kernel , x86 Subject: Re: [PATCH v4 08/18] x86/intel_rdt: Pick up L3/L2 RDT parameters from CPUID In-Reply-To: <20161017180655.GB8999@linux.intel.com> Message-ID: References: <1476497548-11169-1-git-send-email-fenghua.yu@intel.com> <1476497548-11169-9-git-send-email-fenghua.yu@intel.com> <20161017180655.GB8999@linux.intel.com> User-Agent: Alpine 2.20 (DEB 67 2015-01-07) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 17 Oct 2016, Fenghua Yu wrote: > On Mon, Oct 17, 2016 at 03:45:32PM +0200, Thomas Gleixner wrote: > > On Fri, 14 Oct 2016, Fenghua Yu wrote: > > > +/** > > > + * struct rdt_resource - attributes of an RDT resource > > > + * @enabled: Is this feature enabled on this machine > > > + * @name: Name to use in "schemata" file > > > + * @max_closid: Maximum number of CLOSIDs supported > > > + * @num_closid: Current number of CLOSIDs available > > > + * @max_cbm: Largest Cache Bit Mask allowed > > > + * @min_cbm_bits: Minimum number of bits to be set in a cache > > > > That should be 'number of consecutive bits', right? > > Change to "Minimum number of consecutive bits to be set in a cache", is > that ok? Yes. Thanks, tglx