From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754345Ab1HJSWW (ORCPT <rfc822;w@1wt.eu>);
	Wed, 10 Aug 2011 14:22:22 -0400
Received: from vms173003pub.verizon.net ([206.46.173.3]:41244 "EHLO
	vms173003pub.verizon.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1752502Ab1HJSWV (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Wed, 10 Aug 2011 14:22:21 -0400
Date: Wed, 10 Aug 2011 14:21:34 -0400 (EDT)
From: Len Brown <lenb@kernel.org>
X-X-Sender: lenb@x980
To: Andrew Lutomirski <luto@mit.edu>
Cc: Alan Cox <alan@lxorguk.ukuu.org.uk>, x86@kernel.org,
        linux-kernel@vger.kernel.org, Fenghua Yu <fenghua.yu@intel.com>,
        Matthew Garrett <mjg59@srcf.ucam.org>, linux-acpi@vger.kernel.org,
        Ingo Molnar <mingo@elte.hu>
Subject: Re: [PATCH v3 0/2] Forcibly enable some MISC_ENABLE features on Intel
In-reply-to: <CAObL_7G5j-8dmQDc2Q+matB8nHk7421CWnBHqQs9-T2fjVecng@mail.gmail.com>
Message-id: <alpine.LFD.2.02.1108101418540.16220@x980>
References: <cover.1312893572.git.luto@mit.edu>
 <20110809135050.79eed316@lxorguk.ukuu.org.uk>
 <CAObL_7G5j-8dmQDc2Q+matB8nHk7421CWnBHqQs9-T2fjVecng@mail.gmail.com>
User-Agent: Alpine 2.02 (LFD 1266 2009-07-14)
MIME-version: 1.0
Content-type: TEXT/PLAIN; charset=US-ASCII
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Andrew,

FWIW,
Intel's internal bug database claims this issue on your board
is fixed in the next BIOS update.

thanks,
Len Brown, Intel Open Source Technology Center