From: "Maciej W. Rozycki" <macro@linux-mips.org>
To: Paul Gortmaker <paul.gortmaker@windriver.com>
Cc: linux-kernel@vger.kernel.org,
Thomas Gleixner <tglx@linutronix.de>,
Ingo Molnar <mingo@redhat.com>, "H. Peter Anvin" <hpa@zytor.com>,
x86@kernel.org, "Rafael J. Wysocki" <rjw@rjwysocki.net>,
Len Brown <len.brown@intel.com>, Pavel Machek <pavel@ucw.cz>,
Bjorn Helgaas <bhelgaas@google.com>
Subject: Re: [PATCH] x86: rename eisa_set_level_irq to elcr_set_level_irq
Date: Sun, 10 May 2015 02:09:09 +0100 (BST) [thread overview]
Message-ID: <alpine.LFD.2.11.1505100145460.1538@eddie.linux-mips.org> (raw)
In-Reply-To: <1431217657-934-1-git-send-email-paul.gortmaker@windriver.com>
On Sat, 9 May 2015, Paul Gortmaker wrote:
> This routine has been around for over a decade, but with EISA
> being dead and abandoned for about twice that long, the name can
> be kind of confusing. The function is going at the PIC Edge/Level
> Configuration Registers (ELCR), so rename it as such and mentally
> decouple it from the long since dead EISA bus.
>
> Cc: Thomas Gleixner <tglx@linutronix.de>
> Cc: Ingo Molnar <mingo@redhat.com>
> Cc: "H. Peter Anvin" <hpa@zytor.com>
> Cc: x86@kernel.org
> Cc: "Rafael J. Wysocki" <rjw@rjwysocki.net>
> Cc: Len Brown <len.brown@intel.com>
> Cc: Pavel Machek <pavel@ucw.cz>
> Cc: Bjorn Helgaas <bhelgaas@google.com>
> Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
> ---
>
> [This was in the "delete EISA bus supoort for x86" series, but since
> we aren't going to apply that, we might as well steal this from it.]
Reviewed-by: Maciej W. Rozycki <macro@linux-mips.org>
FWIW it looks good to me, thanks. Especially for reusing the good parts
of your original change. :)
While cleaning this stuff up you might as well consider getting rid of
the embedded numeric 0x4d0 port reference too and adding macros like
PIC_MASTER_ELCR and PIC_SLAVE_ELCR to <asm/i8259.h> to use them...
> diff --git a/arch/x86/pci/irq.c b/arch/x86/pci/irq.c
> index 5dc6ca5e1741..9bd115484745 100644
> --- a/arch/x86/pci/irq.c
> +++ b/arch/x86/pci/irq.c
> @@ -146,19 +146,20 @@ static void __init pirq_peer_trick(void)
>
> /*
> * Code for querying and setting of IRQ routes on various interrupt routers.
> + * PIC Edge/Level Control Registers (ELCR) 0x4d0 & 0x4d1.
> */
>
> -void eisa_set_level_irq(unsigned int irq)
> +void elcr_set_level_irq(unsigned int irq)
> {
> unsigned char mask = 1 << (irq & 7);
> unsigned int port = 0x4d0 + (irq >> 3);
... here, and a bunch of places elsewhere. Your change is of course good
as it stands though, that would have to be a separate clean-up anyway.
Maciej
next prev parent reply other threads:[~2015-05-10 1:09 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-10 0:27 Paul Gortmaker
2015-05-10 1:09 ` Maciej W. Rozycki [this message]
2015-05-13 9:30 ` Pavel Machek
2015-05-19 9:27 ` [tip:x86/apic] x86: Rename " tip-bot for Paul Gortmaker
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=alpine.LFD.2.11.1505100145460.1538@eddie.linux-mips.org \
--to=macro@linux-mips.org \
--cc=bhelgaas@google.com \
--cc=hpa@zytor.com \
--cc=len.brown@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=paul.gortmaker@windriver.com \
--cc=pavel@ucw.cz \
--cc=rjw@rjwysocki.net \
--cc=tglx@linutronix.de \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®