From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 02DCC3AA4F9 for ; Fri, 21 Aug 2026 20:44:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787345097; cv=none; b=lqsom5fPUOEioECalPjgX7RxeXU/Z3Co9EKAfoNfbSjy6ER/SR6/jUnEj7qCV1zYfh7oLVdQ4O6w2qr/wVGe6frHRQ86h0yoNZP4kAPmqrxwvT2Z0Y/tTFSzNQhnJnPLk0dLW1GtwgiKzqv6IyQxTd8ZYEyffS3ojFLziucRan4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787345097; c=relaxed/simple; bh=VLZNTb6sD+keLS3qr1GL0XKLbH4bPo17f2sE+RknAB8=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=SOczuuY6GplZYuWr/SuGDfm+hFtWJ5IY1yC17x+V7hzHnIVnofzqLA3aTh/asORs8Ygz615merB5dvxGsg67AI+QJNM+EeWR/M2kve7mVUYz1TIn35ft6JpVSNgW1zA9RwBgKWhiHMN4fWRwwpdWRps6UEhJaTxvY/e5L0V0Bao= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=X/bUI86S; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="X/bUI86S" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4956869750eso9757845e9.2 for ; Fri, 21 Aug 2026 13:44:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20251104; t=1787345094; x=1787949894; darn=vger.kernel.org; h=in-reply-to:content-disposition:content-type:mime-version :references:message-id:subject:cc:to:from:date:from:to:cc:subject :date:message-id:reply-to:content-type; bh=QzsO6bXfVkXRG/aUxfAmIkKsE+Fa964GVFQS62WZABw=; b=X/bUI86SGym0+rZ5lmIk8DrXgwhbl3fpeHY9RAMxr7k/gJAqeXBePXc+Jm0Do7Nl0a +NVcJEsXhr5mf9l2lnEJj7Gj45RSXiQOkLhOkZiadpSoWYcsQC4ZQLYpbAmBDic80S5V p7FDWGGPGyFJLFSyKEe/CZSx92KBjNNRVvg8mV0Yjz0QBFKqkkhBe2Ko635HSKqe0TWB bVv7x9ZnADLUg60HiWy9cHQBp3THgxQsYDCQL9u0mZn7Hmo0e193EvRomo+Sypsr/7xN wn07yUEFJJDYqFnZZf1NV4o9i/HhNBcKUkGOSvAmH61E+JnuAe2i8K4MkoDAeqnhwR30 Uaxw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787345094; x=1787949894; h=in-reply-to:content-disposition:content-type:mime-version :references:message-id:subject:cc:to:from:date:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=QzsO6bXfVkXRG/aUxfAmIkKsE+Fa964GVFQS62WZABw=; b=f+kS5YSyH8UjzTv+lHwGAsg3JwXqWrrFJsAJKhdn4aw8YrXbP5mX4IPlPUz24gZtO/ +4kyyEwGNakhmUXSDZCBbCobeuFV2UcPHRbazDJPB67L868K4j1FynroDX0rTZsFTmXX N0k/XSgOb6SjKudKOPgb4wY2yKe58aBgvP2gM3mCqLc04fs2PVKTJxDuU0sdJXofByt/ hVhfeF+Zg5zoNYOezHrjINNtI9sDJAp4vQT+gqAAXe7NiMnyQcAYEe5oM5iHpYZFKDss IEmcdf6dpte4q4ijTep2gB0F5LBdmJVAXEkvD6UBIzU1qeGB90DW1OH386q2lpj/eJy9 baAA== X-Forwarded-Encrypted: i=1; AHgh+RpfnPSvw19lUDnrian0L9b9RcTS3iyfvp73pfTW6h+54fQZqztr+DvoEFrjS9Vf1Am4AxhBhbdGS+dGLqc=@vger.kernel.org X-Gm-Message-State: AFuF++kFx+kY+iQI2uy1EMr5PzbLNOwTnMJfDrpT+xOraL66UWmlu6hn Zsw3cPp1LsOeVPjiAhA7X96M1LLyqZdD+X8hh1KY1xv4t6rWeSGqLoJfFmV5yQAaSQ== X-Gm-Gg: AR+sD11jnRJp6PZFIGedBM2XerLd1I/2ILWXU1Hl3ISwLKA1Iz8w4az/nrYKb9ehVD/ Kpmtp3d7oDfc+1pqEfzuHDIDwRDPSHXgG4DyH5t3o5eFnfelIoqd+CG84y3NPCANE4rALKT2o0r rdxw6rFutuyLku+VX2CY+tqa4c+Qn55jpfjSogmRalLXkNgyMy7q6hvbYztyAP/uyVcj1Zn+iRA JRpmLWu4+2OOXIM0LP3XsjsWjbGAP8vmUaKNYbBoneqvQlq2/JHUhVyZpTHB9WCrg84X5q30a4u Ab+FbPM+9pLxZuGF338UUzKTD06DwzYi9ZMZlyRLzSz+3PAfBzrW5U+VhXUx5qqJP81ozTXRPzJ Te73dkjJbIboViD0Ym8hzPGbtvoADrGliWEYeqjyKXgK/DYUIk2ci01IAmUzlKPRnioRLXMjhsg lAYZNRPJyap1E2etWWzz/KOiPM4RkJK6sumihjRQCcwjoCF07eiDit7IOKSKUq7Zs6XX0jlX4Lx 96sXHsVZHZuMrx23z72H9E/O5VgAMU4 X-Received: by 2002:a05:600c:548c:b0:499:8aff:59b6 with SMTP id 5b1f17b1804b1-499c19f514emr11324295e9.14.1787345093778; Fri, 21 Aug 2026 13:44:53 -0700 (PDT) Received: from google.com (135.91.155.104.bc.googleusercontent.com. [104.155.91.135]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499b911584bsm40454845e9.14.2026.08.21.13.44.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Aug 2026 13:44:52 -0700 (PDT) Date: Fri, 21 Aug 2026 21:44:49 +0100 From: Vincent Donnefort To: Thierry Reding Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonathan Hunter , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Sowjanya Komatineni , Luca Ceresoli , Mikko Perttunen , Yury Norov , Rasmus Villemoes , Russell King , Alexander Gordeev , Gerald Schaefer , Heiko Carstens , Vasily Gorbik , Christian Borntraeger , Sven Schnelle , Andrew Morton , David Hildenbrand , Lorenzo Stoakes , "Liam R. Howlett" , Vlastimil Babka , Mike Rapoport , Suren Baghdasaryan , Michal Hocko , Marek Szyprowski , Robin Murphy , Sumit Semwal , Benjamin Gaignard , Brian Starkey , John Stultz , "T.J. Mercier" , Christian =?iso-8859-1?Q?K=F6nig?= , Steven Rostedt , Masami Hiramatsu , Mathieu Desnoyers , Catalin Marinas , Will Deacon , Chun Ng , Thierry Reding , devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-media@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-s390@vger.kernel.org, linux-mm@kvack.org, iommu@lists.linux.dev, linaro-mm-sig@lists.linaro.org, linux-trace-kernel@vger.kernel.org, Thierry Reding , pavan.kondeti@oss.qualcomm.com Subject: Re: [PATCH v4 07/10] dma-buf: heaps: Add support for Tegra VPR Message-ID: References: <20260807-tegra-vpr-v4-0-5510d16af89e@nvidia.com> <20260807-tegra-vpr-v4-7-5510d16af89e@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: [...] > > > Interesting. I had been thinking more along the lines of adding this > > > directly into memblock using a new entry in enum memblock_flags. None of > > > the existing ones seem to do what we need here, though some are closely > > > related. MEMBLOCK_SECURE or MEMBLOCK_PROTECTED are quite specific and > > > don't necessarily mean that we need the mapping to be page-granular, so > > > MEMBLOCK_PAGE_GRANULAR is perhaps clearer. > > > > I thought it would be interesting to not have to modify memblock since it is > > used for all architectures, while the DT is at least slightly less widespread. > > This isn't something that is DT specific. On the Tegra side, I suspect > we might need this on ACPI platforms eventually, too. And it's not an > ARM specific feature either. Other platforms could use shared carveouts, > too. Agreed, and actually I have tried the memblock version and it looks quite neat! I will share what I have after the merge-window. > > > Also, cma_init_reserved_mem() could use an order 9. In that case PTE-level isn't > > necessary and we could just use PMD-level. Extending that support would be more > > cumbersome with a memblock flag than with a callback. > > > > rmem_cma_setup() hardcoding an order 0, perhaps this isn't really a problem at > > the moment? > > How so? memblock is really just used as a way of backing the CMA. How > CMA subdivides it doesn't really matter, right? > > Or are you suggesting that if we use an entire PMD as granularity, we > could equally well remove the entire PMD from the linear mapping instead > of doing it page-by-page? I think that'd work really well for at least > VPR, since it is 1 MiB aligned anyway. Using a granularity of 2 MiB is > easily doable. Yes, that is what I meant. We could easily force a PMD-level mapping instead of PTE-level one. But then that means declaring another memblock flag. > > For anything that doesn't require a single contiguous area to be > protected this might be a bit more challenging since it potentially > wastes a lot of memory. On the other hand, a lot of this is heavily > custom code anyway, so the entire stack could be modified to make > efficient use of this (i.e. userspace could allocate a larger chunk > for a pool of buffers, etc.). > > > But yeah, the alternative is to create a "memblock_mark_forcepte" (it seems > > memblock_setclr_flag does split memblocks) and let of_reserved_mem call that > > function. Finally the arm64 mmu code can simply check for the flag before > > calling __map_memblock. Perhaps it isn't that bad in the end? > > It sounds like the right level of abstraction to me. But I'm not too > familiar with this code, so it'd be good to hear from the MM and/or ARM > maintainers what they think about this. > > [...] > > I had in mind to extend "shared-dma-pool" to handle > > set_direct_map_invalid_noflush()/set_direct_map_default_noflush() based on an > > option. But perhaps it is better to create another separate driver. And VPR > > needing a specific dma-heap driver anyway, it could call the direct-map > > functions there too without relying on CMA to do anything? > > I think it'd be nice to have separate APIs for this case where we know > the memory region is already page-granular (or, I suppose, PMD granular) > and removing from (or adding back to) the linear mapping is safe. That > way we could avoid the checks for can_set_direct_map() for each page. > > It'd also be nice to have a version that can update the protection bits > for a range of pages (would map directly to update_range_prot()) instead > of having to manually iterate over each page in a range. > How about? /* True if can_set_direct_map() or [start, end) is mapped at PTE-level */ can_set_direct_map_range(phys_addr_t start, phys_addr_t end); /* Must check can_set_direct_map() or can_set_direct_map_range() first */ __set_direct_map_invalid_noflush(phys_addr_t start, phys_addr_t end) __set_direct_map_default_noflush(phys_addr_t start, phys_addr_t end) > A good middle-ground might be to have helpers that do the grunt work and > they can then be called from VPR and the shared-dma-pool drivers to have > pages removed from the linear mapping. VPR and similar can then perform > the hardware protection bits on top of that. I believe between the reserved-memory attribute to force the last-level mappings and the direct map functions above, there's enough for the VPR driver? -- Vincent > > Thierry