From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 228903F3294 for ; Mon, 24 Aug 2026 10:07:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787566056; cv=none; b=KczEM7lxLcwBXluIS+dNzNJeGy+CMyY8NkIilx6yqTmAw9Ic90QnT2GIRn5ANNtOsGXs1/DUuVRXhckfBUv1nQCDz78e6D9N/tDOOJLv3jARXmWvG9Nn1IyF8PJRNy2ArZAx3nZRW/sglxG3TVxdH8xzYu/RLUvT2pgiHn3OsZ8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787566056; c=relaxed/simple; bh=tiMiPtTKlfHRwgEibcz8vFhTykbZbs0vaWu8IsiI8W0=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=Ui8/TKlOqpt40CseDxc/8dlMAIVUwMaiaS7gkJ8LcnzjP5OcS/yQJgWW8PudZ/RInU1CFfbcwnIEHecYTemra0DC2W+gfMPTHGUle1g7El0mIZ7PI40AB20JccCC0Kex58u6+Wqsx5nC16lx5Ji3imtCpUu8TaYE9ZzYK/cIaso= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=nLOuEEZO; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="nLOuEEZO" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-2ccdf36f63dso137915ad.0 for ; Mon, 24 Aug 2026 03:07:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20251104; t=1787566054; x=1788170854; darn=vger.kernel.org; h=in-reply-to:content-disposition:content-type:mime-version :references:message-id:subject:cc:to:from:date:from:to:cc:subject :date:message-id:reply-to:content-type; bh=1zbz0UezBRokFCxPAADPzNNnQ2q3uFS8kgDI9OKirCA=; b=nLOuEEZOI6xN3Fq3Nz6lpm2VhXw8uWs0WUQ7XYhsV/uJBv5gr5uxsM4NZnSlXh1lDN W8XjUSkxPh9GoW1D0g3gcqhQOX//xGr+HFuk0aKxHMhZ0wZ3eWX9Ut0JJ566+CDMYm7R UxbQyEEZ4eF7SzwDQPcYbFsLqcKdXQPM981glW/SS/g8/tnitwKseB3jFO6+arV6Xz7w AMzebyTJ51A27MNOwpCiPQiLvNJK3wtephpmpEQKO2dQdHPAfYqAzrbmM6ZbYw4V9N2M IQuJOqtRZ/I0JpBLIeAs3cfFZ9p5aBtW2EH9bfGpwQSN31vlESUYgDogtCKr++FmVB6Y mmSw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787566054; x=1788170854; h=in-reply-to:content-disposition:content-type:mime-version :references:message-id:subject:cc:to:from:date:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=1zbz0UezBRokFCxPAADPzNNnQ2q3uFS8kgDI9OKirCA=; b=F7+716n1bcor/xMraBGvHT3NVuikRsxByFOOkfG3rfgvTB9DkIXHy+dFdUaBQCmMR6 WyiofR8btpeaYOepzaQaCKFTaZ2tJKDJwDxkq697OnPPshXxDIPe8Depp2q2wZcBJ7i3 TuOkJbsOEzXOKkEenKUTTAZ3kWMuDVp7/GRbJurR4chrCPpFV5PhhIKzHwnsWEJLiyzF 3oD8GLfpUKKuoY9V7kKMgrwxkLFVJNLv9wdebllMHDF/f3ar2uniHEzGwK5cLPYU1j9q f3VzKXXD/DSEN1VOOJme21NnKkWmiIy1vdBsXoQKTS3e7Fbr/mXyfXTEvslV30HR8y5i RlCg== X-Forwarded-Encrypted: i=1; AHgh+RpN6IRMQW1JQ9oGs7/waJYVG7dO3gdJDc/DnVaIYUtiXSaqKwpdiD7q2dJwSaM4K4fpastVaUNxqHZ7nL4=@vger.kernel.org X-Gm-Message-State: AFuF++mULewDUB5w0f8OH7aicWTc+AMQiiaRl5cu5ePnso5IY/GA16nP WA/DzJNHx7H8a+eyWl/6peDxnwlstld7f/CPfjzcQsXxdyh8G0/JGBCdh7tEXzmIhQ== X-Gm-Gg: AR+sD12AkddVOb1lgIWCJ0KeFoJv3h/xXwxt+sZaCulpmNdbQdWf8M/0pWnq1o9Gifk bhUfKU9soSUOa/B7S46Ng9KCEMD/47zKkklqwgVkHC8f4SW7SYIVIcnAdPyFpSAy0KfhrLNCNfw czpXDs7WoXoXAEt23mm9m56mdtGuzo+VizDhlHo9VbCghpM0GukyfC2NTLd5GIjBXVc1tMgFHkx D+vFRJPP00VP24v+qHI5QYjRlk7kVeFAxWJWb+37u8NCQ3K9+mO0O5umIW7yPbViTDvCAzA8DXE nM+5SO3riOwM5Mb5wRMP4pVWPzqbHGMvHtW+squnYVtLB4YhrrNkFkRLLLmbXL9ohvcKHL6r37T URzRtrqLrFOOMAe8Rmu1l9Rh66dBmYWzmFfCkO36pw3c23dg888q+VfJWX5/4ue+jQfvVDlBwo1 nSEPYvPgLgjsbimxFlX+IFYqtd172NjWGq9GNZVeoWQaJWceOqoKKG16+vnbTc+LsYLTKmunO3d 1ukS5LGPN8LTqOLx39TsqwEXA== X-Received: by 2002:a17:902:ced1:b0:2bf:1000:d3ac with SMTP id d9443c01a7336-2d673bdc43fmr8073435ad.11.1787566053791; Mon, 24 Aug 2026 03:07:33 -0700 (PDT) Received: from google.com (164.210.142.34.bc.googleusercontent.com. [34.142.210.164]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8520f03b065sm1758681b3a.32.2026.08.24.03.07.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Aug 2026 03:07:33 -0700 (PDT) Date: Mon, 24 Aug 2026 10:07:27 +0000 From: Pranjal Shrivastava To: Vasant Hegde Cc: iommu@lists.linux.dev, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, Joerg Roedel , Suravee Suthikulpanit , Ankit Soni , Jason Gunthorpe , Bjorn Helgaas , Samiullah Khawaja Subject: Re: [PATCH v2 1/5] iommu/amd: Refactor device probe and capability initialization Message-ID: References: <20260814015647.3370124-1-praan@google.com> <20260814015647.3370124-2-praan@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: On Sat, Aug 22, 2026 at 06:34:42PM +0530, Vasant Hegde wrote: > Pranjal, > > > On 8/14/2026 7:26 AM, Pranjal Shrivastava wrote: > > Restructure the device probe path to improve readability and prepare for > > cleaner error handling. Refactor check_device() into iommu_lookup_device > > to explicitly validate and return the amd_iommu ptr & devid. Refactor > > iommu_init_device() to return the allocated dev_data. Consolidate all > > PCI cap inits (MSI domains, PASID, ATS) into a new helper: > > iommu_init_device_caps(). > > > > Suggested-by: Vasant Hegde > > Signed-off-by: Pranjal Shrivastava > > --- > > drivers/iommu/amd/iommu.c | 114 +++++++++++++++++++------------------- > > 1 file changed, 56 insertions(+), 58 deletions(-) > > > > diff --git a/drivers/iommu/amd/iommu.c b/drivers/iommu/amd/iommu.c > > index 4c31294fabc5..9b8ad131ba79 100644 > > --- a/drivers/iommu/amd/iommu.c > > +++ b/drivers/iommu/amd/iommu.c > > @@ -675,7 +675,8 @@ static void pdev_disable_caps(struct pci_dev *pdev) > > > .../... > > > - amd_iommu_set_pci_msi_domain(dev, iommu); > > + iommu_init_device_caps(dev_data, dev, iommu); > > iommu_dev = &iommu->iommu; > > > > - /* > > - * If IOMMU and device supports PASID then it will contain max > > - * supported PASIDs, else it will be zero. > > - */ > > - dev_data = dev_iommu_priv_get(dev); > > - if (amd_iommu_pasid_supported() && dev_is_pci(dev) && > > - pdev_pasid_supported(dev_data)) { > > - dev_data->max_pasids = min_t(u32, iommu->iommu.max_pasids, > > - pci_max_pasids(to_pci_dev(dev))); > > - } > > - > > Can you add something like below comment so that we know why we are not calling > iommu_ignore_device in error path. Ack, I'll add a comment about this. > > + * When DMA translation is unavailable return error so the iommu core > + * won't attempt domain attach for this device. But interrupt-remap > + * is still supported. Hence do not ignore the device. > > -Vasant > Thanks, Praan