From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f52.google.com (mail-ej1-f52.google.com [209.85.218.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 349BB313532 for ; Thu, 18 Dec 2025 13:43:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766065388; cv=none; b=g6b4K5yuG1B119YpJCHuup9bhUjjWZD57hbcctWhJHqFyzYITjvZ2yMTI/uujFm1bXoefZU832nsqFFHU/D4RuNrNY/ZM842ZKCWyV0ABII19wAUbegOq41KtrcCwYzXpvwX2NhqOZTVpzQUyc17HkQ3vPcjNBgVaNvlWz+b3is= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766065388; c=relaxed/simple; bh=3uKgmcbEavrud2dny+EGlUg4Q9Rhn8PqzITF6l8cU3k=; h=Message-ID:Subject:From:To:Cc:Date:In-Reply-To:References: Content-Type:MIME-Version; b=h2eq/lLDzoabp7P1OthBxIbzi/6s+TYQz3CpxMEufYR/T8O3RgF8C+DKrmozZnEuYUcHCw3T2pL9MO7yKJdsUBuCAd2PYib50yM74v0n9cD3DwbvEAInRtA5FJlAtUFR4HgUiEByqMQoOmAbdmVBMtaR02kfRQrExYXNZ++oCXQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=LgFj7LTZ; arc=none smtp.client-ip=209.85.218.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="LgFj7LTZ" Received: by mail-ej1-f52.google.com with SMTP id a640c23a62f3a-b7cf4a975d2so88395166b.2 for ; Thu, 18 Dec 2025 05:43:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1766065383; x=1766670183; darn=vger.kernel.org; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:from:to:cc:subject :date:message-id:reply-to; bh=9MNCy+3Op+1UssWJjdakMXoziKFg7kF95mrRH4k/yFY=; b=LgFj7LTZUXcLDrrx262QS8knur89BbHgc6/loCfQ8lowTpvQ83wlNiEmv5+p2yXUjg yOC3i2np51U8CHZI0L1M3iI2yn5fhDlU/FRJNCqZtrYSfkqJYXI4JEnrrE2mDHSjkrcA U+GGcRP4785HO2iXoJWfcCtTIn0rIKE6fSyrKEcPOkf0ExJsS3MLKreYSTDYFXdcD4aR B3F6DECam5IDEAK9otP5GufwAwplokeOrVbwrryjCCpPFNCPNj8k/A+cqD4VCzrqDrl7 anB5w0NUMG1Gb79aNHh/ZPHXp+vpjyCImUcaJhHtD1F7QiO8PYelHR3iiBbRb/tLVT2M oZPg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766065383; x=1766670183; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=9MNCy+3Op+1UssWJjdakMXoziKFg7kF95mrRH4k/yFY=; b=pGdWhuONIagXv5E3lSB//EOi4p9jsfmCdhBoGd9pihJe6yNpOOzXJhhF0N5eP403LU VAHDBLSa+WZCiDTIA6SO7x5/GT9knjdSCY4kEqwbHYVneRlS4vmIYprKkRuwdNJCgyeZ 2/CS2QHJp/l0gA9xKuEJqXiv7se1MsKg0S5rydnPnmt/lIlpHTCseZG/X+hDwSOUCd/R p8hnhw1xRcQRLtJeE08Vp/j5WUZu1nmQZshCaRvOOUt8ddGdY0HMEUnS1BaIU+f95iUi 07AkzBt8Bkg1vNiZs3jvutmPVN1hj/4XXzL/XX1S4LNBsa2kcd5D6RCjtc6ZIL3HZeS7 9yfA== X-Forwarded-Encrypted: i=1; AJvYcCUV7N4mTBPgwYioSCYzq7M6J5lavZGczCOZsydfA3TahIIPtbAZa893mAa53J+60xG4avRRKEWx/RZ5T2k=@vger.kernel.org X-Gm-Message-State: AOJu0Yxqt+Dp3Ktjnne+0/BM5vYGoR6GVRlKXLKuWlZ72u/zdRPmFqrk qC3GDc95aJ+HpPJguvrmZWPcoTFo6p8PojXpNPX0bCMlKeZB1CIrq2Fd X-Gm-Gg: AY/fxX5u43DcmhUrKBdVWnLih8BO1NeuVXNR82v3AyRmzu/gCdecJHsp1HG4Y0/4enT 5Xf9Ictec1D1SxuxqJ6mrHhZLKJc4kV0czTa+R5LFZko2M/b5cdcZk/O623oyjSA+0hnGzB1BS5 onajHdZjQJeDLaNvkPhz7CPQ2VC0xTeeUmx3WBQGGXF8EJYSaCGvv4BNC/8Nc8Ps7AErBtYYJW7 w7HBDJDD9e+Yl+6eE1BDKSmaz9TstiQcxJ4GjEZLa0s2qf1d6KFSHsaX7sySg4IEUhhSSgbf444 HD0NZwEkV4sHgMxadNAOFxq1i3mlSmhk03IedKljp29RGZHGnAhLDyh6a/Lesbzb1F2yI3aUzWc 4sTc7nQ3U7+IFBRKm4jrOLt1Oqah7t5SLwXnY0pYphC8+tsC4Y7/Rr64T16kSkjv+Eh1bsJAJx2 pM+7y0TDfUOyE= X-Google-Smtp-Source: AGHT+IEIvgQZ6GSNj21nMDBBGU3lT72Djs9e9SGoncRuFMosxpAYOsMQzte+sKYjy/n3c9LS8LDddA== X-Received: by 2002:a17:907:6d24:b0:b7a:1bde:1223 with SMTP id a640c23a62f3a-b7d23ad88e6mr2046349966b.64.1766065382942; Thu, 18 Dec 2025 05:43:02 -0800 (PST) Received: from [10.5.0.2] ([45.94.208.108]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b802350db89sm233624166b.63.2025.12.18.05.43.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Dec 2025 05:43:02 -0800 (PST) Message-ID: Subject: Re: [PATCH 1/2] iio: adc: ad9467: include two's complement in default mode From: Nuno =?ISO-8859-1?Q?S=E1?= To: Tomas Melin , Michael Hennerich , Nuno Sa , Lars-Peter Clausen , Jonathan Cameron , David Lechner , Andy Shevchenko Cc: linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org Date: Thu, 18 Dec 2025 13:43:43 +0000 In-Reply-To: <20251216-b4-ad9467-optional-backend-v1-1-83e61531ef4d@vaisala.com> References: <20251216-b4-ad9467-optional-backend-v1-0-83e61531ef4d@vaisala.com> <20251216-b4-ad9467-optional-backend-v1-1-83e61531ef4d@vaisala.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.58.2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 On Tue, 2025-12-16 at 11:40 +0000, Tomas Melin wrote: > All supported drivers currently implicitly use two's complement mode. > Make this clear by declaring two's complement in the default > output mode. Calibration mode uses offset binary, so change the output > mode only when running the calibration or other test mode. >=20 > Signed-off-by: Tomas Melin > --- Reviewed-by: Nuno S=C3=A1 > =C2=A0drivers/iio/adc/ad9467.c | 33 +++++++++++++++++++++++++-------- > =C2=A01 file changed, 25 insertions(+), 8 deletions(-) >=20 > diff --git a/drivers/iio/adc/ad9467.c b/drivers/iio/adc/ad9467.c > index 59c3fa3bcc9b0b8b36b78c3b54fd7977cae23496..60fc3361b2689a4c38287c613= ef93fe00338e5fa 100644 > --- a/drivers/iio/adc/ad9467.c > +++ b/drivers/iio/adc/ad9467.c > @@ -72,6 +72,7 @@ > =C2=A0#define AN877_ADC_OUTPUT_MODE_OFFSET_BINARY 0x0 > =C2=A0#define AN877_ADC_OUTPUT_MODE_TWOS_COMPLEMENT 0x1 > =C2=A0#define AN877_ADC_OUTPUT_MODE_GRAY_CODE 0x2 > +#define AN877_ADC_OUTPUT_MODE_MASK GENMASK(1, 0) > =C2=A0 > =C2=A0/* AN877_ADC_REG_OUTPUT_PHASE */ > =C2=A0#define AN877_ADC_OUTPUT_EVEN_ODD_MODE_EN 0x20 > @@ -85,7 +86,7 @@ > =C2=A0 */ > =C2=A0 > =C2=A0#define CHIPID_AD9211 0x06 > -#define AD9211_DEF_OUTPUT_MODE 0x00 > +#define AD9211_DEF_OUTPUT_MODE 0x01 > =C2=A0#define AD9211_REG_VREF_MASK GENMASK(4, 0) > =C2=A0 > =C2=A0/* > @@ -93,7 +94,7 @@ > =C2=A0 */ > =C2=A0 > =C2=A0#define CHIPID_AD9265 0x64 > -#define AD9265_DEF_OUTPUT_MODE 0x40 > +#define AD9265_DEF_OUTPUT_MODE 0x41 > =C2=A0#define AD9265_REG_VREF_MASK 0xC0 > =C2=A0 > =C2=A0/* > @@ -101,7 +102,7 @@ > =C2=A0 */ > =C2=A0 > =C2=A0#define CHIPID_AD9434 0x6A > -#define AD9434_DEF_OUTPUT_MODE 0x00 > +#define AD9434_DEF_OUTPUT_MODE 0x01 > =C2=A0#define AD9434_REG_VREF_MASK 0xC0 > =C2=A0 > =C2=A0/* > @@ -109,7 +110,7 @@ > =C2=A0 */ > =C2=A0 > =C2=A0#define CHIPID_AD9467 0x50 > -#define AD9467_DEF_OUTPUT_MODE 0x08 > +#define AD9467_DEF_OUTPUT_MODE 0x09 > =C2=A0#define AD9467_REG_VREF_MASK 0x0F > =C2=A0 > =C2=A0/* > @@ -117,6 +118,7 @@ > =C2=A0 */ > =C2=A0 > =C2=A0#define CHIPID_AD9643 0x82 > +#define AD9643_DEF_OUTPUT_MODE 0x01 > =C2=A0#define AD9643_REG_VREF_MASK 0x1F > =C2=A0 > =C2=A0/* > @@ -124,6 +126,7 @@ > =C2=A0 */ > =C2=A0 > =C2=A0#define CHIPID_AD9652=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 0xC1 > +#define AD9652_DEF_OUTPUT_MODE 0x01 > =C2=A0#define AD9652_REG_VREF_MASK=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0=C2=A0=C2=A0 0xC0 > =C2=A0 > =C2=A0/* > @@ -131,6 +134,7 @@ > =C2=A0 */ > =C2=A0 > =C2=A0#define CHIPID_AD9649 0x6F > +#define AD9649_DEF_OUTPUT_MODE 0x01 > =C2=A0#define AD9649_TEST_POINTS 8 > =C2=A0 > =C2=A0#define AD9647_MAX_TEST_POINTS 32 > @@ -461,6 +465,7 @@ static const struct ad9467_chip_info ad9643_chip_tbl = =3D { > =C2=A0 .test_mask =3D BIT(AN877_ADC_TESTMODE_RAMP) | > =C2=A0 GENMASK(AN877_ADC_TESTMODE_MIXED_BIT_FREQUENCY, AN877_ADC_TESTMOD= E_OFF), > =C2=A0 .test_mask_len =3D AN877_ADC_TESTMODE_RAMP + 1, > + .default_output_mode =3D AD9643_DEF_OUTPUT_MODE, > =C2=A0 .vref_mask =3D AD9643_REG_VREF_MASK, > =C2=A0 .has_dco =3D true, > =C2=A0 .has_dco_invert =3D true, > @@ -479,6 +484,7 @@ static const struct ad9467_chip_info ad9649_chip_tbl = =3D { > =C2=A0 .test_mask =3D GENMASK(AN877_ADC_TESTMODE_MIXED_BIT_FREQUENCY, > =C2=A0 =C2=A0=C2=A0=C2=A0=C2=A0 AN877_ADC_TESTMODE_OFF), > =C2=A0 .test_mask_len =3D AN877_ADC_TESTMODE_MIXED_BIT_FREQUENCY + 1, > + .default_output_mode =3D AD9649_DEF_OUTPUT_MODE, > =C2=A0 .has_dco =3D true, > =C2=A0 .has_dco_invert =3D true, > =C2=A0 .dco_en =3D AN877_ADC_DCO_DELAY_ENABLE, > @@ -496,6 +502,7 @@ static const struct ad9467_chip_info ad9652_chip_tbl = =3D { > =C2=A0 .test_mask =3D GENMASK(AN877_ADC_TESTMODE_ONE_ZERO_TOGGLE, > =C2=A0 =C2=A0=C2=A0=C2=A0=C2=A0 AN877_ADC_TESTMODE_OFF), > =C2=A0 .test_mask_len =3D AN877_ADC_TESTMODE_ONE_ZERO_TOGGLE + 1, > + .default_output_mode =3D AD9652_DEF_OUTPUT_MODE, > =C2=A0 .vref_mask =3D AD9652_REG_VREF_MASK, > =C2=A0 .has_dco =3D true, > =C2=A0}; > @@ -671,10 +678,14 @@ static int ad9467_backend_testmode_off(struct ad946= 7_state *st, > =C2=A0 > =C2=A0static int ad9647_calibrate_prepare(struct ad9467_state *st) > =C2=A0{ > + unsigned int cmode; > =C2=A0 unsigned int c; > =C2=A0 int ret; > =C2=A0 > - ret =3D ad9467_outputmode_set(st, st->info->default_output_mode); > + cmode =3D (st->info->default_output_mode & ~AN877_ADC_OUTPUT_MODE_MASK)= | > + FIELD_PREP(AN877_ADC_OUTPUT_MODE_MASK, > + =C2=A0=C2=A0 AN877_ADC_OUTPUT_MODE_OFFSET_BINARY); > + ret =3D ad9467_outputmode_set(st, cmode); > =C2=A0 if (ret) > =C2=A0 return ret; > =C2=A0 > @@ -778,7 +789,7 @@ static int ad9647_calibrate_stop(struct ad9467_state = *st) > =C2=A0 return ret; > =C2=A0 } > =C2=A0 > - mode =3D st->info->default_output_mode | AN877_ADC_OUTPUT_MODE_TWOS_COM= PLEMENT; > + mode =3D st->info->default_output_mode; > =C2=A0 return ad9467_outputmode_set(st, mode); > =C2=A0} > =C2=A0 > @@ -1174,12 +1185,18 @@ static ssize_t ad9467_chan_test_mode_write(struct= file *file, > =C2=A0 if (ret) > =C2=A0 return ret; > =C2=A0 > - out_mode =3D st->info->default_output_mode | AN877_ADC_OUTPUT_MODE_TWO= S_COMPLEMENT; > + out_mode =3D st->info->default_output_mode; > =C2=A0 ret =3D ad9467_outputmode_set(st, out_mode); > =C2=A0 if (ret) > =C2=A0 return ret; > =C2=A0 } else { > - ret =3D ad9467_outputmode_set(st, st->info->default_output_mode); > + unsigned int cmode; > + > + cmode =3D (st->info->default_output_mode & > + ~AN877_ADC_OUTPUT_MODE_MASK) | > + FIELD_PREP(AN877_ADC_OUTPUT_MODE_MASK, > + =C2=A0=C2=A0 AN877_ADC_OUTPUT_MODE_OFFSET_BINARY); > + ret =3D ad9467_outputmode_set(st, cmode); > =C2=A0 if (ret) > =C2=A0 return ret; > =C2=A0