From: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
To: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>,
Greg KH <gregkh@linuxfoundation.org>
Cc: linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 00/13] nvmem: patches (set 1) for 6.15
Date: Thu, 3 Apr 2025 12:25:19 +0300 [thread overview]
Message-ID: <b6e7abf3-b263-410a-8f4c-eb9a8e2efa2b@oss.qualcomm.com> (raw)
In-Reply-To: <283ac88b-c8d4-47c8-9ff7-935770eca566@linaro.org>
On 03/04/2025 12:18, Srinivas Kandagatla wrote:
>
>
> On 02/04/2025 12:31, Greg KH wrote:
>> On Wed, Apr 02, 2025 at 09:19:17AM +0100, Srinivas Kandagatla wrote:
>>> HI Greg,
>>>
>>> On 01/04/2025 20:18, Greg KH wrote:
>>>> On Sun, Mar 09, 2025 at 02:56:50PM +0000,
>>>> srinivas.kandagatla@linaro.org wrote:
>>>>> From: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
>>>>>
>>>>> Hi Greg,
>>>>>
>>>>> Here are few nvmem patches for 6.15, Could you queue
>>>>> these for 6.15.
>>>>>
>>>>> patche include
>>>>> - updates to bindings to include MSM8960, X1E80100, MS8937,
>>>>> IPQ5018
>>>>> - add support to bit offsets for register strides exceeding
>>>>> single byte
>>>>> - add rockchip-otp variants.
>>>>> - Few enhancements in qfprom and rochchip nvmem providers.
>>>>
>>>> Ok, I wanted to apply these, and tried to, but they fail horribly
>>>> because:
>>>>
>>>> Commit: 1b14625bd6d4 ("nvmem: qfprom: switch to 4-byte aligned reads")
>>>> Fixes tag: Fixes: 11ccaa312111 ("nvmem: core: verify cell's
>>>> raw_len")
>>>> Has these problem(s):
>>>> - Target SHA1 does not exist
>>>> Commit: a8a7c7e34093 ("nvmem: core: update raw_len if the bit
>>>> reading is required")
>>>> Fixes tag: Fixes: 11ccaa312111 ("nvmem: core: verify cell's
>>>> raw_len")
>>>> Has these problem(s):
>>>> - Target SHA1 does not exist
>>>> Commit: d44f60348d8c ("nvmem: core: fix bit offsets of more than one
>>>> byte")
>>>> Fixes tag: Fixes: 11ccaa312111 ("nvmem: core: verify cell's
>>>> raw_len")
>>>> Has these problem(s):
>>>> - Target SHA1 does not exist
>>>
>>> Looks some of your scripts or b4 is picking up older version v1 of the
>>> patchset
>>>
>>> None of the above patches have Fixes tags in the V2 patches that I
>>> shared
>>> aswell as patches in linux-next.
>>
>> Yes, that looks odd, it looks like b4 pulled in the wrong series, yes.
>>
>
> Even that looked incorrect, as the v1 series only had one patch("[PATCH
> 12/14] nvmem: make the misaligned raw_len non-fatal") that had fixes
> tag. Not sure how these 3 patches are tagged as fixes.
>
>> But, that's even worse. Those "fixes" are now not actually marked as
>> fixes of the previous patch. So that information is totally lost, and
>
> Its because this patch("PATCH 12/14] nvmem: make the misaligned raw_len
> non-fatal") is taken as fixup patch and wrapped into the original patch
> ("nvmem: core: verify cell's raw_len"), Also the sha will not be valid
> for linus or char-misc tree.
>
>> again, the first commit here, "nvmem: core: verify cell's raw_len" is
>> broken so much that it took 3 other changes to fix it, which implies
>> that bisection would cause problems if you hit it in the middle here.
>>
>
> All the patches related to this are enhancements to nvmem core to allow
> specifying bit offsets for nvmem cell that have 4 bytes strides.
>
> Specially this check is also an additional check in core to make sure
> that cell offsets are aligned to register strides.
>
>> While fixing patches is great, and something we do in the tree all the
>> time, let's not purposefully break things and then fix them up in the
>> same exact patch series please. That's just sloppy engineering.
>>
>> Please redo this series completely. I can take the "new device support"
>
> I can send them but its going to be exactly same series, I dont think
> anything will change as all of these patches are enhancements and there
> are no fixes.
>
> I hope this clarifies a bit, Please let me know if you still want me to
> resend this series, which is going to be exactly same.
I think Greg is asking to squash the fixup into the relevant patch.
>
> --srini
>> patches at any time, and really, those should be marked with Cc: stable
>> to get backported, right? The other ones are written as if they are
>> fixes, so again, I can take them any time, no need to wait for the -rc1
>> merge cycle.
>>
>> thanks,
>>
>> greg k-h
--
With best wishes
Dmitry
next prev parent reply other threads:[~2025-04-03 9:25 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-09 14:56 srinivas.kandagatla
2025-03-09 14:56 ` [PATCH v2 01/13] nvmem: rockchip-otp: Move read-offset into variant-data srinivas.kandagatla
2025-03-09 14:56 ` [PATCH v2 02/13] dt-bindings: nvmem: rockchip,otp: add missing limits for clock-names srinivas.kandagatla
2025-03-09 14:56 ` [PATCH v2 03/13] dt-bindings: nvmem: rockchip,otp: Add compatible for RK3576 srinivas.kandagatla
2025-03-09 14:56 ` [PATCH v2 04/13] nvmem: rockchip-otp: add rk3576 variant data srinivas.kandagatla
2025-03-09 14:56 ` [PATCH v2 05/13] dt-bindings: nvmem: qfprom: Add X1E80100 compatible srinivas.kandagatla
2025-03-09 14:56 ` [PATCH v2 06/13] dt-bindings: nvmem: Add compatible for MS8937 srinivas.kandagatla
2025-03-09 14:56 ` [PATCH v2 07/13] dt-bindings: nvmem: fixed-cell: increase bits start value to 31 srinivas.kandagatla
2025-03-09 14:56 ` [PATCH v2 08/13] nvmem: core: fix bit offsets of more than one byte srinivas.kandagatla
2025-03-09 14:56 ` [PATCH v2 09/13] nvmem: core: verify cell's raw_len srinivas.kandagatla
2025-03-09 14:57 ` [PATCH v2 10/13] nvmem: core: update raw_len if the bit reading is required srinivas.kandagatla
2025-03-09 14:57 ` [PATCH v2 11/13] nvmem: qfprom: switch to 4-byte aligned reads srinivas.kandagatla
2025-03-09 14:57 ` [PATCH v2 12/13] dt-bindings: nvmem: Add compatible for IPQ5018 srinivas.kandagatla
2025-03-09 14:57 ` [PATCH v2 13/13] dt-bindings: nvmem: Add compatible for MSM8960 srinivas.kandagatla
2025-03-25 11:31 ` [PATCH v2 00/13] nvmem: patches (set 1) for 6.15 Srinivas Kandagatla
2025-03-30 18:30 ` Greg KH
2025-03-30 21:03 ` Srinivas Kandagatla
2025-03-31 4:04 ` Greg KH
2025-04-01 19:18 ` Greg KH
2025-04-02 8:19 ` Srinivas Kandagatla
2025-04-02 11:31 ` Greg KH
2025-04-03 9:18 ` Srinivas Kandagatla
2025-04-03 9:25 ` Dmitry Baryshkov [this message]
2025-04-03 9:27 ` Srinivas Kandagatla
2025-04-03 9:31 ` Dmitry Baryshkov
2025-04-03 9:35 ` Srinivas Kandagatla
2025-04-03 9:38 ` Dmitry Baryshkov
2025-04-03 13:52 ` Greg KH
2025-04-03 13:58 ` Srinivas Kandagatla
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b6e7abf3-b263-410a-8f4c-eb9a8e2efa2b@oss.qualcomm.com \
--to=dmitry.baryshkov@oss.qualcomm.com \
--cc=gregkh@linuxfoundation.org \
--cc=linux-kernel@vger.kernel.org \
--cc=srinivas.kandagatla@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®