From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2FCC315B0EE; Wed, 24 Apr 2024 13:44:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.93 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713966250; cv=none; b=tlfMkySDi4y9rj9j0A7vtko9EHeUOakJSyJ152E3EhLcHjPue/fF7aaKFdOYr/KFflZuJG9qrb92bxq9vuEW+5b6gs3l+GnI3Kyc7OfaydfBFv5dSJ9bklfPrMRkj9wSlXUpVBK0/o+TgDHm7yoTQh07QIpmYOayI7wYWPlMGts= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713966250; c=relaxed/simple; bh=Ucq2BSmkL5zSlPBzg282tu4WZOkfAlJeYB6yCzltLbg=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=qXiZThx39iR2cSx+JoMG0ZXKvh6JHqDWNnqCKNahsOBYBvB7DeTP8wCWfa29mj2acUL0JEksMZvcL28UFedRmr4uHaTKkd2d5sHA4al6rPzVdk1J7o/vEEwkUrchANciDvE/74G/1oFd2rkqGEEHemlOXWjT6BNk5MSxP90k214= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=J39LvF+0; arc=none smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="J39LvF+0" Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 43OCIRVk003998; Wed, 24 Apr 2024 15:43:37 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= selector1; bh=aq6HJzenYCPlUr4ZBUMBSoIBJyV/GLFc2LlLruqkb7c=; b=J3 9LvF+0jClr6GkGQngcwrN0W8PrRZ4Cg0DSlUgTMKk/GeUi1K4W1WpLxLbNDkfj1b TaYIiYvTtsORfSkbMUc2qlyqAh25B7hRsa6OoOK8NDMvpI70P5krWonKF1gw8uVJ f10V1EPGTAbY0V2BZWm/xlnMPrhw86EAlKoUzZYMsYPGd9kchWUGI4G+8loXN55n uBlcpucSkQ5Wnr7yBPUdbMhQfBi1QSDQRreVimhHeXVoGAOlAeHaw+5zCr/VB4wJ 8WGxUOldG9cQrPVPFu2Yoqeu/28o3ChNwHa2ExxlDgeULl6jisD5rZzI/0bppzYo 8lxDQ2V9HZLohZubdALg== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3xm4ee08k9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 Apr 2024 15:43:37 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 7D44640044; Wed, 24 Apr 2024 15:43:33 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 8F5EA220B5F; Wed, 24 Apr 2024 15:42:51 +0200 (CEST) Received: from [10.48.86.79] (10.48.86.79) by SHFDAG1NODE1.st.com (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Wed, 24 Apr 2024 15:42:50 +0200 Message-ID: Date: Wed, 24 Apr 2024 15:42:50 +0200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH] ARM: dts: stm32: add PWR regulators support on stm32mp131 To: Marek Vasut , CC: Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , , , , References: <20240319040528.104932-1-marex@denx.de> Content-Language: en-US From: Alexandre TORGUE In-Reply-To: <20240319040528.104932-1-marex@denx.de> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: SHFCAS1NODE1.st.com (10.75.129.72) To SHFDAG1NODE1.st.com (10.75.129.69) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1011,Hydra:6.0.650,FMLib:17.11.176.26 definitions=2024-04-24_11,2024-04-24_01,2023-05-22_02 Hi Marek On 3/19/24 05:05, Marek Vasut wrote: > This patch adds STM32 PWR regulators DT support on stm32mp131. > This requires TFA to clear RCC_SECCFGR, is disabled by default > and can only be enabled on board DT level. > > Signed-off-by: Marek Vasut > --- > Cc: Alexandre Torgue > Cc: Conor Dooley > Cc: Krzysztof Kozlowski > Cc: Maxime Coquelin > Cc: Rob Herring > Cc: devicetree@vger.kernel.org > Cc: kernel@dh-electronics.com > Cc: linux-arm-kernel@lists.infradead.org > Cc: linux-kernel@vger.kernel.org > Cc: linux-stm32@st-md-mailman.stormreply.com > --- > arch/arm/boot/dts/st/stm32mp131.dtsi | 24 ++++++++++++++++++++++++ > 1 file changed, 24 insertions(+) > > diff --git a/arch/arm/boot/dts/st/stm32mp131.dtsi b/arch/arm/boot/dts/st/stm32mp131.dtsi > index 3900f32da797b..58b8ae759998d 100644 > --- a/arch/arm/boot/dts/st/stm32mp131.dtsi > +++ b/arch/arm/boot/dts/st/stm32mp131.dtsi > @@ -1092,6 +1092,30 @@ rcc: rcc@50000000 { > <&scmi_clk CK_SCMI_LSI>; > }; > > + pwr_regulators: pwr@50001000 { > + compatible = "st,stm32mp1,pwr-reg"; > + reg = <0x50001000 0x10>; > + status = "disabled"; > + > + reg11: reg11 { > + regulator-name = "reg11"; > + regulator-min-microvolt = <1100000>; > + regulator-max-microvolt = <1100000>; > + }; > + > + reg18: reg18 { > + regulator-name = "reg18"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + }; > + > + usb33: usb33 { > + regulator-name = "usb33"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + }; > + }; > + > exti: interrupt-controller@5000d000 { > compatible = "st,stm32mp13-exti", "syscon"; > interrupt-controller; Applied on stm32-next. Cheers Alex