From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3F4A1FE451 for ; Sat, 6 Dec 2025 10:59:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765018769; cv=none; b=XtXEP8VcGWtD7MVeNA92ma1Qy+1gDxvHn5rh1wtzI/lwruVI7tND/zbk9oEqf2zVZ4NeRpVGERG9EMN3WeSsSkWscu+Nm2C6hnTFSIsp3e32nMraUq0V93eGtpDwhY/jOZ1dA2YSMYW9N/7Wrns2SUftAUt/7JixJ5RyNlVmfzc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765018769; c=relaxed/simple; bh=iJdK1WjQxm613LzkzGauKVCBOFK/Ax2cz/bC/fWFU0A=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=XaNzEtx0Pyor5WdKJkml+dRb+iKaSqP/l3rLe5VoDG9/5bryV42RXJLfg9ntopNHbVMFgQT9AWJuVWcv611vseg0mOPVV5qc6yB39073q0exnGA6+atEamkoTpZGpzGqH5Oqri1I3ztoTMoXr7mGaKEvhnJC2RBH+LzIANk7RhU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=aGqER0SG; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="aGqER0SG" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-42e2e5da5fcso1826768f8f.0 for ; Sat, 06 Dec 2025 02:59:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1765018765; x=1765623565; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=RIO9SzB3Xa4kmj3UsTvTuplTcl1BtW8wdpyi8S+F8h4=; b=aGqER0SG6xI6xhHvZMvT7CI8P7fTPIeSolTFbdSTPMQMUuTwbYysBdOdcEfsAKxkla s796E876o0SFOVWe5ilfJ7gLl86sGJrqTInm9aQX5+rsV4t6sJ4k+CEQ2FYBP3MLLbCZ SyYfwIIRPIw4DxWfqRjlnd/mOVvKgFfpExxb4wnvXQ2jIAKcgpf8D+EoIFAUYJK80YN2 WRBWzbHiaQxnfojad89gv5d1hjZCgFEAtRZhpd0KwE9UqnqSGsEGDPj9dnVVBKH5ekYG wcjguP2EwUABhowiQa762sw3MdAKPrt/k1gp/DW/Ce8ID1auXxHnDGvnI4GAvg5/SyX4 Qtxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765018765; x=1765623565; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=RIO9SzB3Xa4kmj3UsTvTuplTcl1BtW8wdpyi8S+F8h4=; b=sxv3GIKPpGicHcEv10FhaujULCA3GxAoX594V5SXLpYalrEMt+YJh82P3eXwMKks2Q pojYCe8mpwT3y0ekmhmeMWQCSif28zulFnybVwv64WrOv8AVQzkBRfK7mkydenD6yp7B HgR68OcaxPAsbhyq3vbmgxqP433VHvJCmQgv5bK3lrrCIwf6rGFVWH61ZtganvG0aBky eGXl/unuNMiKqbpznunad65s9EC99vxw+ct83v3LpK/5uljh6YyVQ0FqWhxjl5hbjBYO MaW0uYwyF268CUWqJR0bV6YIbcf2ZCkZ72/SgwcjdqnX0qgEM8PN+7am6isCQDUNThYs Mfxg== X-Forwarded-Encrypted: i=1; AJvYcCUZpkCuYFKwr5gOtMYMDlwfkO1umJW8M4KJ5L19oKnzCgW8yuUZD2wgjndnCSa29a8w4f18tkn5TK8RtsQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxdaOJWrujTC7zjlxvs9JUdsN46glrKnhmhOn+GIr845dbp3zEc 6dpA6ykjUGobLpmKTGGK4SIYHK9M/C1AxEpbNYtk1eIfuxAZsFkRRvdeasf/obkrR0M= X-Gm-Gg: ASbGncsDovuMaaoXrBPlVxsKTnAfjTtYP54SGJvR+I6YAyE66IqibByOPb75WDUHuip HwNibgcJmFcAzZH4YZRXmGDbisQpyqa2yAfF+j63NM43dCWrnSgcc4mBQx/8K+j35ZG49fdWM/m T97tkgqThCdAEUFDK9nlzoxI78XHavIKCE5Z7iPB+9D97XpjnuAqwI+JAmZokJmbZQODyYLN0FX zD8VoXvv6D8w/CihwVQ26cFZY1YbGrixVo4r+H6UsDBhtCbt0ERg2u/b3dG/P/CHvECrPOOfrG7 WqJuvk5SaqkogpTNyYmqY67+wHkRflBu6OjWMdC50hLH+PBvsUDN893elOsUiSbDKndqkYfyAoO 1Zcdhg+6+hH1qzozitfCSIhFtQYG02XAgdKMLYxWdLVA+mXSfKbGsgTIHIP6YuetWS16WTPG6z9 6sOrfSGTBq6VgyUaiWKJoiB/3QPK4PZA== X-Google-Smtp-Source: AGHT+IFxGBJ/k+j6ZJVsFWmHOE/rf9wjq6MUOtPQXnpgzYxyl4FqltBjWGP+EQyry4lPmAzMGt5Q8g== X-Received: by 2002:a05:6000:2c12:b0:42b:3d93:9a27 with SMTP id ffacd0b85a97d-42f89f455b1mr2081660f8f.36.1765018764417; Sat, 06 Dec 2025 02:59:24 -0800 (PST) Received: from [192.168.50.4] ([82.78.167.134]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42f7cbff352sm14011733f8f.17.2025.12.06.02.59.23 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sat, 06 Dec 2025 02:59:24 -0800 (PST) Message-ID: Date: Sat, 6 Dec 2025 12:59:22 +0200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v4 2/2] ARM: dts: Add support for pcb8385 To: Horatiu Vultur , robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, wsa+renesas@sang-engineering.com, romain.sioen@microchip.com Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <20251201082629.2326339-1-horatiu.vultur@microchip.com> <20251201082629.2326339-3-horatiu.vultur@microchip.com> From: Claudiu Beznea Content-Language: en-US In-Reply-To: <20251201082629.2326339-3-horatiu.vultur@microchip.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Hi, Horatiu, On 12/1/25 10:26, Horatiu Vultur wrote: > Add basic support for pcb8385 [1]. It is a modular board which allows > to add different daughter cards on which there are different PHYs. > This adds support for UART, LEDs and I2C. > > [1] https://www.microchip.com/en-us/development-tool/ev83e85a > > Signed-off-by: Horatiu Vultur > --- > arch/arm/boot/dts/microchip/Makefile | 3 +- > .../boot/dts/microchip/lan966x-pcb8385.dts | 131 ++++++++++++++++++ > 2 files changed, 133 insertions(+), 1 deletion(-) > create mode 100644 arch/arm/boot/dts/microchip/lan966x-pcb8385.dts > > diff --git a/arch/arm/boot/dts/microchip/Makefile b/arch/arm/boot/dts/microchip/Makefile > index 79cd38fdc7dab..08986c24a4700 100644 > --- a/arch/arm/boot/dts/microchip/Makefile > +++ b/arch/arm/boot/dts/microchip/Makefile > @@ -102,4 +102,5 @@ dtb-$(CONFIG_SOC_LAN966) += \ > lan966x-kontron-kswitch-d10-mmt-8g.dtb \ > lan966x-pcb8290.dtb \ > lan966x-pcb8291.dtb \ > - lan966x-pcb8309.dtb > + lan966x-pcb8309.dtb \ > + lan966x-pcb8385.dtb > diff --git a/arch/arm/boot/dts/microchip/lan966x-pcb8385.dts b/arch/arm/boot/dts/microchip/lan966x-pcb8385.dts > new file mode 100644 > index 0000000000000..6bbe1222f9106 > --- /dev/null > +++ b/arch/arm/boot/dts/microchip/lan966x-pcb8385.dts > @@ -0,0 +1,131 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * lan966x-pcb8385.dts - Device Tree file for PCB8385 > + */ > +/dts-v1/; > + > +#include "lan966x.dtsi" > +#include "dt-bindings/phy/phy-lan966x-serdes.h" > + > +/ { > + model = "Microchip EVB - LAN9668"; > + compatible = "microchip,lan9668-pcb8385", "microchip,lan9668", "microchip,lan966"; > + > + aliases { > + serial0 = &usart3; > + }; > + > + chosen { > + stdout-path = "serial0:115200n8"; > + }; > + > + gpio-restart { > + compatible = "gpio-restart"; > + gpios = <&gpio 59 GPIO_ACTIVE_LOW>; > + open-source; > + priority = <200>; > + }; > + > + leds { > + compatible = "gpio-leds"; > + > + led-p1-green { > + label = "cu0:green"; > + gpios = <&sgpio_out 2 0 GPIO_ACTIVE_LOW>; > + default-state = "off"; > + }; > + > + led-p1-yellow { > + label = "cu0:yellow"; > + gpios = <&sgpio_out 2 1 GPIO_ACTIVE_LOW>; > + default-state = "off"; > + }; > + > + led-p2-green { > + label = "cu1:green"; > + gpios = <&sgpio_out 3 0 GPIO_ACTIVE_LOW>; > + default-state = "off"; > + }; > + > + led-p2-yellow { > + label = "cu1:yellow"; > + gpios = <&sgpio_out 3 1 GPIO_ACTIVE_LOW>; > + default-state = "off"; > + }; > + }; > +}; > + > +&aes { > + status = "disabled"; /* Reserved by secure OS */ According to [1] this should be marked as reserved. [1] https://devicetree-specification.readthedocs.io/en/latest/chapter2-devicetree-basics.html#status Thank you, Claudiu