From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 742883769F8 for ; Fri, 21 Aug 2026 22:02:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.133.124 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787349741; cv=none; b=AOAwbyVSAeaEAALwf7L9X5nvCnPi8eX5/yu+HAVpGpX3s49t1KOZ4ags2e3KrImzdeuKKE1LRr+RnUMEyD9MOsEljehMtbNeCcHLeipDUpj8rze3aDtTVJwCOudtcSlWWxQoFNaSPlbyFkmrq61EqW7a2RXyb4YCmWWRfPluJAs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787349741; c=relaxed/simple; bh=Ao6KJ9yeblvwbL42QBSFfPID0thRRRmtd1/SB6GOzrY=; h=Message-ID:Subject:From:To:Cc:Date:In-Reply-To:References: Content-Type:MIME-Version; b=fiLNXixrfWDD34+1koovzWYa/sQoImdhViCR0njDj2nqPPB/tbSbnZp/W8BQ4NdvcjJUa5/77CKUeFjMIATh7AkIrqU7DjObsh4qNz2N2wipkfWM0kmhYCFJpZP41vY7UnlHVaXcpFLp84ToQO6RWQqhFFAXkwW2jIr0bNVJR7M= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=ZumjewJq; dkim=pass (2048-bit key) header.d=redhat.com header.i=@redhat.com header.b=ZEyEf/dk; arc=none smtp.client-ip=170.10.133.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="ZumjewJq"; dkim=pass (2048-bit key) header.d=redhat.com header.i=@redhat.com header.b="ZEyEf/dk" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1787349738; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=7JvFgvcNT0JoaQlZJf2gAQv9c8TyqYAeQTsUG3MJuR4=; b=ZumjewJqSyNcOeGUHaiD9etucZeIY3gU2dM7l895hAUfZen35h1Tqac422Vh0d6S2PKcP4 yZQ0uBdAQot6gWnLLUfwsJXxuLW/kMMmNTf7439UnksRTa+ZIkZmNyA72tbxNii6EU2iVL A/CwwbO5DrktSslPa+1B4KCnRTvxIJQ= Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-620-BEWRZ9ALMWO7ix3CQA4a6Q-1; Fri, 21 Aug 2026 18:02:17 -0400 X-MC-Unique: BEWRZ9ALMWO7ix3CQA4a6Q-1 X-Mimecast-MFC-AGG-ID: BEWRZ9ALMWO7ix3CQA4a6Q_1787349737 Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-5174a23afcbso22632181cf.3 for ; Fri, 21 Aug 2026 15:02:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=google; t=1787349737; x=1787954537; darn=vger.kernel.org; h=mime-version:user-agent:content-transfer-encoding:content-type :references:in-reply-to:date:cc:to:from:subject:message-id:from:to :cc:subject:date:message-id:reply-to:content-type; bh=7JvFgvcNT0JoaQlZJf2gAQv9c8TyqYAeQTsUG3MJuR4=; b=ZEyEf/dkh0jtgbwogb0H+B8OWFcyLTOLh6DKKYh52SBv2+rRIlZeFVu3GIGlD7jJgt m/bN0OH/FQwQXmIl20A8L7kxF26ilGwsdxlnhwbHGm96gzRAfdeypSFUoBzXXqXuBoXG 9uYLpnTEXYWej2FAh//yWojp5DtPzUbER4KHpc5vUQr/IFMS8KPcheiN1SC/Kc9lT9wb QZ1/GpDuHkiuG46QWYKLPQ2zF8hhNizbjrcb10IDD23JNe240TLuzDydZ6RschkcK2Ps 3Qh918fXiAzC5KOAVqWz1x472hg9AkpQv9JM1cmiHfJBYTVxgM9gU4emIMEM+w+FcG5T fFTw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787349737; x=1787954537; h=mime-version:user-agent:content-transfer-encoding:content-type :references:in-reply-to:date:cc:to:from:subject:message-id:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=7JvFgvcNT0JoaQlZJf2gAQv9c8TyqYAeQTsUG3MJuR4=; b=ggq+tgxiJppJkNFSF/95mDAAXIWpQxrx6zUzTUDXuOPW6f3wzaCYdD7uu5qT5WYPQq ZV/wz9qrqsNfhvUy7vYBrMDS2c5UDAdBd2YqI6QprKoeAoAEzqFFNsdJIDVOVXwpktSe 2+EFmzLfVIruTCX9FpYgx7STmuoBaRCFF3SF3qhnh/b1xpyNBR8cxH5X/DNxx3E0ogiD DgkyHBQfx8cdGscfQ6LvkFvQm1YimHKsrvqqk9r6gzoqtOaA3nbEH8ODxsUCsAFAWIs1 +T04IyrC9JWrXj7gn2NkPm48YRS3rZEuOenhwPO7MuEYAR3p8HTYQMQOeFrF09J9Hpb4 uplg== X-Forwarded-Encrypted: i=1; AHgh+Rq6j0E8odJi50z/KD1u1q2Xdb+alFK00kEiqXn93zCgUN8frbEgLssFf6u9SlEhmj+t0xTRmlyl4VQCBIk=@vger.kernel.org X-Gm-Message-State: AFuF++k607CENyj66Qcaf/a/Z///j/Ap11YoLbzFWUaRHklBNJniuOfQ 8JcPKOlwAwiP9ewl3ILcyDXQNLTDFNOeD1suj4+5kYqMkV06maftGLrrIhT11OmogNRJoUYFUl2 Wsz9T8YugNV8sOmaiQEL+cOdQxrtiE48KOzDbGwTE1JkiwWwbmXRk/2/8JPt2OlpBgg== X-Gm-Gg: AR+sD106YlvBwGGJPHe/Jz1cLDyeoX45hb2bxc4uFPP0E2PrTC17Dz8WlJ6l3WCyyzW 8UxWlwguzpLkNeOlKsVchnM8vxOnp9uUHJhamS7I9RZDk2y++vc3G5Uov833KYK4BWjtFhlutXD 1F+tjQ62JOkaTcOFvSIDCUhRo1YwWeQp5gW5WopmeThnrJM9eGi86Cve1mhFYFJSsA5HEa+83Wr jDfYt0m4AMXNIsh98Id8m55gtUMxlpFBsxXWWGPXYM3rF5SUB8DsXRYa/xYsd6Nzlmg0twH2PEI 1mzmhKIgXOVpUxAUHN4gR7GlTrTsl5JWpdMgMSD0SOpTUjaZnumsld0ySWAB0J0VSeZ2zEnH X-Received: by 2002:a05:622a:5a12:b0:528:3882:386a with SMTP id d75a77b69052e-52df572d755mr93022711cf.11.1787349736371; Fri, 21 Aug 2026 15:02:16 -0700 (PDT) X-Received: by 2002:a05:622a:5a12:b0:528:3882:386a with SMTP id d75a77b69052e-52df572d755mr93021811cf.11.1787349735880; Fri, 21 Aug 2026 15:02:15 -0700 (PDT) Received: from [192.168.8.4] ([100.0.180.93]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-52e099a8331sm3893421cf.9.2026.08.21.15.02.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Aug 2026 15:02:14 -0700 (PDT) Message-ID: Subject: Re: [PATCH v2 06/10] drm/nouveau/gsp: use per-version DP_CONFIG_STREAM params on r570 firmware From: lyude@redhat.com To: Mohamed Ahmed , linux-kernel@vger.kernel.org Cc: dri-devel@lists.freedesktop.org, Danilo Krummrich , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Mary Guillemard , nouveau@lists.freedesktop.org Date: Fri, 21 Aug 2026 18:02:14 -0400 In-Reply-To: <20260820164929.17117-7-mohamedahmedegypt2001@gmail.com> References: <20260820164929.17117-1-mohamedahmedegypt2001@gmail.com> <20260820164929.17117-7-mohamedahmedegypt2001@gmail.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.58.3 (3.58.3-1.fc43) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 We should probably Cc this to stable. With that fixed: Reviewed-by: Lyude Paul On Thu, 2026-08-20 at 20:49 +0400, Mohamed Ahmed wrote: > NVIDIA removed the deprecated actualPclkHz/linkClkFreqHz fields and > the > whole Legacy{activeCnt, activeFrac, activePolarity, mvidWarEnabled, > MvidWarParams} block from the SST sub-struct of > NV0073_CTRL_CMD_DP_CONFIG_STREAM_PARAMS between the 535 and 570 > releases > (compared in OpenRM tags 535.113.01 vs 570.144), shrinking the > struct. >=20 > Everything nouveau writes sits at identical offsets in both layouts > except the trailing SST.bEnableAudioOverRightPanel (written as zero), > but > the size is wrong on r570, which means r535_sor_dp_sst() and > r535_sor_dp_vcpi() are sent with an incorrect size. >=20 > Route the .sst/.vcpi IOR functions through nvkm_rm_api_disp the same > way > bl_ctrl and dp.get_caps/set_indexed_link_rates already are. Keep the > existing implementation for r535 and add an r570 implementation built > against the 570.144 layout, which already exists in r570/nvrm/disp.h > but > was unused until now. Also add the NV0073_CTRL_CMD_DP_CONFIG_STREAM > define that was missing from the layout. >=20 > Other DP controls sent through shared r535 code did not change layout > between the tags. >=20 > Signed-off-by: Mohamed Ahmed > --- > =C2=A0.../nouveau/nvkm/subdev/gsp/rm/r535/disp.c=C2=A0=C2=A0=C2=A0 | 33 += +++++++-- > =C2=A0.../nouveau/nvkm/subdev/gsp/rm/r570/disp.c=C2=A0=C2=A0=C2=A0 | 64 > +++++++++++++++++++ > =C2=A0.../nvkm/subdev/gsp/rm/r570/nvrm/disp.h=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0 |=C2=A0 2 + > =C2=A0.../gpu/drm/nouveau/nvkm/subdev/gsp/rm/rm.h=C2=A0=C2=A0 |=C2=A0 5 += + > =C2=A04 files changed, 97 insertions(+), 7 deletions(-) >=20 > diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/disp.c > b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/disp.c > index f3e55253bcbc..3a8ff621ed62 100644 > --- a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/disp.c > +++ b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/disp.c > @@ -400,16 +400,16 @@ r535_sor_dp_audio(struct nvkm_ior *sor, int > head, bool enable) > =C2=A0 r535_sor_dp_audio_mute(sor, false); > =C2=A0} > =C2=A0 > -static void > -r535_sor_dp_vcpi(struct nvkm_ior *sor, int head, u8 slot, u8 > slot_nr, u16 pbn, u16 aligned_pbn) > +static int > +r535_dp_vcpi(struct nvkm_ior *sor, int head, u8 slot, u8 slot_nr, > u16 pbn, u16 aligned_pbn) > =C2=A0{ > =C2=A0 struct nvkm_disp *disp =3D sor->disp; > =C2=A0 struct NV0073_CTRL_CMD_DP_CONFIG_STREAM_PARAMS *ctrl; > =C2=A0 > =C2=A0 ctrl =3D nvkm_gsp_rm_ctrl_get(&disp->rm.objcom, > =C2=A0 =C2=A0=C2=A0=C2=A0 > NV0073_CTRL_CMD_DP_CONFIG_STREAM, sizeof(*ctrl)); > - if (WARN_ON(IS_ERR(ctrl))) > - return; > + if (IS_ERR(ctrl)) > + return PTR_ERR(ctrl); > =C2=A0 > =C2=A0 ctrl->subDeviceInstance =3D 0; > =C2=A0 ctrl->head =3D head; > @@ -429,12 +429,20 @@ r535_sor_dp_vcpi(struct nvkm_ior *sor, int > head, u8 slot, u8 slot_nr, u16 pbn, u > =C2=A0 ctrl->MST.sendACT =3D 0; > =C2=A0 ctrl->MST.singleHeadMSTPipeline =3D 0; > =C2=A0 ctrl->MST.bEnableAudioOverRightPanel =3D 0; > - WARN_ON(nvkm_gsp_rm_ctrl_wr(&disp->rm.objcom, ctrl)); > + return nvkm_gsp_rm_ctrl_wr(&disp->rm.objcom, ctrl); > +} > + > +static void > +r535_sor_dp_vcpi(struct nvkm_ior *sor, int head, u8 slot, u8 > slot_nr, u16 pbn, u16 aligned_pbn) > +{ > + const struct nvkm_rm_api *rmapi =3D sor->disp- > >engine.subdev.device->gsp->rm->api; > + > + WARN_ON(rmapi->disp->dp.vcpi(sor, head, slot, slot_nr, pbn, > aligned_pbn)); > =C2=A0} > =C2=A0 > =C2=A0static int > -r535_sor_dp_sst(struct nvkm_ior *sor, int head, bool ef, > - u32 watermark, u32 hblanksym, u32 vblanksym) > +r535_dp_sst(struct nvkm_ior *sor, int head, bool ef, > + =C2=A0=C2=A0=C2=A0 u32 watermark, u32 hblanksym, u32 vblanksym) > =C2=A0{ > =C2=A0 struct nvkm_disp *disp =3D sor->disp; > =C2=A0 struct NV0073_CTRL_CMD_DP_CONFIG_STREAM_PARAMS *ctrl; > @@ -461,6 +469,15 @@ r535_sor_dp_sst(struct nvkm_ior *sor, int head, > bool ef, > =C2=A0 return nvkm_gsp_rm_ctrl_wr(&disp->rm.objcom, ctrl); > =C2=A0} > =C2=A0 > +static int > +r535_sor_dp_sst(struct nvkm_ior *sor, int head, bool ef, > + u32 watermark, u32 hblanksym, u32 vblanksym) > +{ > + const struct nvkm_rm_api *rmapi =3D sor->disp- > >engine.subdev.device->gsp->rm->api; > + > + return rmapi->disp->dp.sst(sor, head, ef, watermark, > hblanksym, vblanksym); > +} > + > =C2=A0static const struct nvkm_ior_func_dp > =C2=A0r535_sor_dp =3D { > =C2=A0 .sst =3D r535_sor_dp_sst, > @@ -1771,6 +1788,8 @@ r535_disp =3D { > =C2=A0 .dp =3D { > =C2=A0 .get_caps =3D r535_dp_get_caps, > =C2=A0 .set_indexed_link_rates =3D > r535_dp_set_indexed_link_rates, > + .sst =3D r535_dp_sst, > + .vcpi =3D r535_dp_vcpi, > =C2=A0 }, > =C2=A0 .chan =3D { > =C2=A0 .set_pushbuf =3D r535_disp_chan_set_pushbuf, > diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r570/disp.c > b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r570/disp.c > index a96e31c2d80b..8a23837f356e 100644 > --- a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r570/disp.c > +++ b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r570/disp.c > @@ -5,6 +5,7 @@ > =C2=A0#include > =C2=A0 > =C2=A0#include > +#include > =C2=A0#include > =C2=A0 > =C2=A0#include "nvhw/drf.h" > @@ -74,6 +75,67 @@ r570_disp_chan_set_pushbuf(struct nvkm_disp *disp, > s32 oclass, int inst, struct > =C2=A0 return nvkm_gsp_rm_ctrl_wr(&gsp->internal.device.subdevice, > ctrl); > =C2=A0} > =C2=A0 > +static int > +r570_dp_vcpi(struct nvkm_ior *sor, int head, u8 slot, u8 slot_nr, > u16 pbn, u16 aligned_pbn) > +{ > + struct nvkm_disp *disp =3D sor->disp; > + NV0073_CTRL_CMD_DP_CONFIG_STREAM_PARAMS *ctrl; > + > + ctrl =3D nvkm_gsp_rm_ctrl_get(&disp->rm.objcom, > + =C2=A0=C2=A0=C2=A0 > NV0073_CTRL_CMD_DP_CONFIG_STREAM, sizeof(*ctrl)); > + if (IS_ERR(ctrl)) > + return PTR_ERR(ctrl); > + > + ctrl->subDeviceInstance =3D 0; > + ctrl->head =3D head; > + ctrl->sorIndex =3D sor->id; > + ctrl->dpLink =3D sor->asy.link =3D=3D 2; > + ctrl->bEnableOverride =3D 1; > + ctrl->bMST =3D 1; > + ctrl->hBlankSym =3D 0; > + ctrl->vBlankSym =3D 0; > + ctrl->colorFormat =3D 0; > + ctrl->bEnableTwoHeadOneOr =3D 0; > + ctrl->singleHeadMultistreamMode =3D 0; > + ctrl->MST.slotStart =3D slot; > + ctrl->MST.slotEnd =3D slot + slot_nr - 1; > + ctrl->MST.PBN =3D pbn; > + ctrl->MST.Timeslice =3D aligned_pbn; > + ctrl->MST.sendACT =3D 0; > + ctrl->MST.singleHeadMSTPipeline =3D 0; > + ctrl->MST.bEnableAudioOverRightPanel =3D 0; > + return nvkm_gsp_rm_ctrl_wr(&disp->rm.objcom, ctrl); > +} > + > +static int > +r570_dp_sst(struct nvkm_ior *sor, int head, bool ef, > + =C2=A0=C2=A0=C2=A0 u32 watermark, u32 hblanksym, u32 vblanksym) > +{ > + struct nvkm_disp *disp =3D sor->disp; > + NV0073_CTRL_CMD_DP_CONFIG_STREAM_PARAMS *ctrl; > + > + ctrl =3D nvkm_gsp_rm_ctrl_get(&disp->rm.objcom, > + =C2=A0=C2=A0=C2=A0 > NV0073_CTRL_CMD_DP_CONFIG_STREAM, sizeof(*ctrl)); > + if (IS_ERR(ctrl)) > + return PTR_ERR(ctrl); > + > + ctrl->subDeviceInstance =3D 0; > + ctrl->head =3D head; > + ctrl->sorIndex =3D sor->id; > + ctrl->dpLink =3D sor->asy.link =3D=3D 2; > + ctrl->bEnableOverride =3D 1; > + ctrl->bMST =3D 0; > + ctrl->hBlankSym =3D hblanksym; > + ctrl->vBlankSym =3D vblanksym; > + ctrl->colorFormat =3D 0; > + ctrl->bEnableTwoHeadOneOr =3D 0; > + ctrl->SST.bEnhancedFraming =3D ef; > + ctrl->SST.tuSize =3D 64; > + ctrl->SST.waterMark =3D watermark; > + ctrl->SST.bEnableAudioOverRightPanel =3D 0; > + return nvkm_gsp_rm_ctrl_wr(&disp->rm.objcom, ctrl); > +} > + > =C2=A0static int > =C2=A0r570_dp_set_indexed_link_rates(struct nvkm_outp *outp) > =C2=A0{ > @@ -255,6 +317,8 @@ r570_disp =3D { > =C2=A0 .dp =3D { > =C2=A0 .get_caps =3D r570_dp_get_caps, > =C2=A0 .set_indexed_link_rates =3D > r570_dp_set_indexed_link_rates, > + .sst =3D r570_dp_sst, > + .vcpi =3D r570_dp_vcpi, > =C2=A0 }, > =C2=A0 .chan =3D { > =C2=A0 .set_pushbuf =3D r570_disp_chan_set_pushbuf, > diff --git > a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r570/nvrm/disp.h > b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r570/nvrm/disp.h > index 06e972835d77..742b25a2a12d 100644 > --- a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r570/nvrm/disp.h > +++ b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r570/nvrm/disp.h > @@ -256,6 +256,8 @@ typedef struct NV0073_CTRL_DP_CTRL_PARAMS { > =C2=A0=C2=A0=C2=A0=C2=A0 NvU32 eightLaneDpcdBaseAddr; > =C2=A0} NV0073_CTRL_DP_CTRL_PARAMS; > =C2=A0 > +#define NV0073_CTRL_CMD_DP_CONFIG_STREAM=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0 > (0x731362U) /* finn: Evaluated from > "(FINN_NV04_DISPLAY_COMMON_DP_INTERFACE_ID << 8) | > NV0073_CTRL_CMD_DP_CONFIG_STREAM_PARAMS_MESSAGE_ID" */ > + > =C2=A0typedef struct NV0073_CTRL_CMD_DP_CONFIG_STREAM_PARAMS { > =C2=A0=C2=A0=C2=A0=C2=A0 NvU32=C2=A0 subDeviceInstance; > =C2=A0=C2=A0=C2=A0=C2=A0 NvU32=C2=A0 head; > diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/rm.h > b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/rm.h > index 0fb0e67406c6..e9ac47d86b69 100644 > --- a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/rm.h > +++ b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/rm.h > @@ -6,6 +6,7 @@ > =C2=A0#ifndef __NVKM_RM_H__ > =C2=A0#define __NVKM_RM_H__ > =C2=A0#include "handles.h" > +struct nvkm_ior; > =C2=A0struct nvkm_outp; > =C2=A0struct r535_gr; > =C2=A0 > @@ -93,6 +94,10 @@ struct nvkm_rm_api { > =C2=A0 struct { > =C2=A0 int (*get_caps)(struct nvkm_disp *, int > *link_bw, bool *mst, bool *wm); > =C2=A0 int (*set_indexed_link_rates)(struct > nvkm_outp *); > + int (*sst)(struct nvkm_ior *, int head, bool > ef, > + =C2=A0=C2=A0 u32 watermark, u32 hblanksym, u32 > vblanksym); > + int (*vcpi)(struct nvkm_ior *, int head, > + =C2=A0=C2=A0=C2=A0 u8 slot, u8 slot_nr, u16 pbn, > u16 aligned_pbn); > =C2=A0 } dp; > =C2=A0 > =C2=A0 struct {