mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: "Erim, Salih" <salih.erim@amd.com>
To: Jonathan Cameron <jic23@kernel.org>
Cc: andy@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com,
	robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
	conall.ogriofa@amd.com, michal.simek@amd.com, linux@roeck-us.net,
	erimsalih@gmail.com, linux-iio@vger.kernel.org,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	Andy Shevchenko <andriy.shevchenko@intel.com>
Subject: Re: [PATCH v10 5/5] iio: adc: versal-sysmon: add oversampling support
Date: Tue, 23 Jun 2026 01:06:34 +0100	[thread overview]
Message-ID: <ba8e1716-dd6d-4d6f-b8d2-859276b9aa36@amd.com> (raw)
In-Reply-To: <20260621172845.14460273@jic23-huawei>

Hi Jonathan,

On 21/06/2026 17:28, Jonathan Cameron wrote:
> On Thu, 18 Jun 2026 11:14:14 +0100
> Salih Erim <salih.erim@amd.com> wrote:
> 
>> Add support for reading and writing the oversampling ratio through
>> the IIO oversampling_ratio attribute. The hardware supports averaging
>> 2, 4, 8, or 16 samples, plus a ratio of 1 (no averaging).
>>
>> Temperature and supply channels share oversampling configuration at
>> the type level (all temperature channels share one ratio, all supply
>> channels share another), exposed through info_mask_shared_by_type.
>>
>> The hardware encoding uses sample_count / 2 in a 4-bit field within
>> the CONFIG register. Per-channel averaging enable registers must also
>> be updated to activate or deactivate averaging.
>>
>> Signed-off-by: Salih Erim <salih.erim@amd.com>
>> Reviewed-by: Andy Shevchenko <andriy.shevchenko@intel.com>
> 
> Sashiko I think correctly calls out that you should have
> the oversampling related bits set in info masks for the statically
> declared temp channels as well.
> 
> Otherwise looks good to me.

Agreed, will add the oversampling bits to the SYSMON_CHAN_TEMP
macro.

> 
> I will note that sashiko was busy complaining about at least
> some of these in earlier versions.  Please always take a look
> before sending next version.  If it is spouting garbage (which
> it does for I2C dma safety for instance) then best option I think
> is to reply to your own posting saying what is wrong and what is
> correct and to be addressed.

That's a fair point. I should have been more proactive about
responding to Sashiko on-list. Will reply to the findings on this
version and do so going forward.

> 
> Thanks,
> 
> Jonathan
> 
> 
> 
>> ---
>> Changes in v10:
>>    - No code changes
>>
>> Changes in v9:
>>    - Add Reviewed-by tag from Andy Shevchenko
>>    - No code changes
>>
>> Changes in v8:
>>    - Use unsigned int for val parameter and hw_val in both
>>      osr_write helpers (Andy)
>>    - Use ~0 instead of ~0U for avg enable bitmask (Andy)
>>
>> Changes in v7:
>>    - Split sysmon_osr_write into sysmon_osr_write_temp and
>>      sysmon_osr_write_supply; caller dispatches with if/else
>>      on chan->type (Jonathan)
>>    - Restore HW encoding comment in both helpers; fix
>>      cross-reference in sysmon_osr_write_supply
>>
>> Changes in v6:
>>    - Fix FIELD_PREP indentation in sysmon_osr_write (Andy)
>>    - unsigned int for loop index in sysmon_write_raw (Andy)
>>
>> Changes in v5:
>>    - Remove unneeded parentheses in i * SYSMON_REG_STRIDE (Andy)
>>    - Use struct regmap *map local variable in
>>      sysmon_set_avg_enable (Andy)
>>    - switch instead of redundant if/if on channel_type (Andy)
>>    - Add CONFIG register readback fence after oversampling update
>>      to prevent NoC bus hang from posted writes (found during
>>      hardware stress testing)
>>
>> Changes in v4:
>>    - Return directly from sysmon_set_avg_enable calls, remove
>>      else after early returns, drop unreachable return 0 (Jonathan)
>>    - Rename mask defines to SYSMON_CONFIG_SUPPLY_OSR and
>>      SYSMON_CONFIG_TEMP_SAT_OSR (Jonathan)
>>    - Drop "bits X:Y" from GENMASK comments (Jonathan)
>>    - Blank lines after if (ret) return ret blocks (Jonathan)
>>    - Move oversampling read inside guard(mutex) scope
>>
>> Changes in v3:
>>    - No changes
>>
>> Changes in v2:
>>    - EN_AVG per-channel bitmask registers written with all-ones
>>      instead of boolean 1 when oversampling is enabled
>>    - EN_AVG write errors propagated to userspace
>>    - Oversampling limited to satellite temp and supply channels;
>>      static temp channels do not participate
>>    - Oversampling exposes actual sample counts (1,2,4,8,16) to
>>      userspace with internal HW register translation
>>    - write_raw_get_fmt returns IIO_VAL_INT for oversampling ratio
>>    - HW encoding documented (sample_count/2, not log2)
>>    - oversampling_avail is const int[] (type match fix)
>>   drivers/iio/adc/versal-sysmon-core.c | 153 ++++++++++++++++++++++++++-
>>   drivers/iio/adc/versal-sysmon.h      |  17 +++
>>   2 files changed, 169 insertions(+), 1 deletion(-)
>>
>> diff --git a/drivers/iio/adc/versal-sysmon-core.c b/drivers/iio/adc/versal-sysmon-core.c
>> index 50b5228aa22..bae229f27c6 100644
>> --- a/drivers/iio/adc/versal-sysmon-core.c
>> +++ b/drivers/iio/adc/versal-sysmon-core.c
> 
>> +
>>   static int sysmon_read_label(struct iio_dev *indio_dev,
>>                             struct iio_chan_spec const *chan,
>>                             char *label)
>> @@ -464,6 +602,9 @@ static int sysmon_read_label(struct iio_dev *indio_dev,
>>
>>   static const struct iio_info sysmon_iio_info = {
>>        .read_raw = sysmon_read_raw,
>> +     .write_raw = sysmon_write_raw,
>> +     .write_raw_get_fmt = sysmon_write_raw_get_fmt,
>> +     .read_avail = sysmon_read_avail,
>>        .read_label = sysmon_read_label,
>>        .read_event_config = sysmon_read_event_config,
>>        .write_event_config = sysmon_write_event_config,
>> @@ -755,6 +896,10 @@ static int sysmon_parse_fw(struct iio_dev *indio_dev, struct device *dev, int ir
>>                        .indexed = 1,
>>                        .address = reg,
>>                        .info_mask_separate = BIT(IIO_CHAN_INFO_PROCESSED),
>> +                     .info_mask_shared_by_type =
>> +                             BIT(IIO_CHAN_INFO_OVERSAMPLING_RATIO),
>> +                     .info_mask_shared_by_type_available =
>> +                             BIT(IIO_CHAN_INFO_OVERSAMPLING_RATIO),
>>                        .event_spec = irq > 0 ?
>>                                sysmon_supply_events : NULL,
>>                        .num_event_specs = irq > 0 ?
>> @@ -786,7 +931,11 @@ static int sysmon_parse_fw(struct iio_dev *indio_dev, struct device *dev, int ir
>>                        .address = SYSMON_TEMP_SAT_BASE +
>>                                   (reg - 1) * SYSMON_REG_STRIDE,
>>                        .info_mask_separate = BIT(IIO_CHAN_INFO_RAW),
>> -                     .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE),
>> +                     .info_mask_shared_by_type =
>> +                             BIT(IIO_CHAN_INFO_SCALE) |
>> +                             BIT(IIO_CHAN_INFO_OVERSAMPLING_RATIO),
>> +                     .info_mask_shared_by_type_available =
>> +                             BIT(IIO_CHAN_INFO_OVERSAMPLING_RATIO),
>>                        .datasheet_name = label,
> 
> This stuff also needs to be set for the static channels as it applies
> to them as well.  Obviously it only makes a practical difference if
> you have no satellite sensors (in which case it makes little sense anyway)
> but it is the 'right' thing to do to document they apply there as well.

Agreed, Will fix.

Thanks,
Salih
> 
>>                };
>>        }
>> @@ -833,6 +982,8 @@ int devm_versal_sysmon_core_probe(struct device *dev, struct regmap *regmap)
>>
>>        sysmon = iio_priv(indio_dev);
>>        sysmon->regmap = regmap;
>> +     sysmon->temp_oversampling = 1;
>> +     sysmon->supply_oversampling = 1;
>>


  reply	other threads:[~2026-06-23  0:06 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-06-18 10:14 [PATCH v10 0/5] iio: adc: add Versal SysMon driver Salih Erim
2026-06-18 10:14 ` [PATCH v10 1/5] dt-bindings: iio: adc: add xlnx,versal-sysmon binding Salih Erim
2026-06-18 10:14 ` [PATCH v10 2/5] iio: adc: add Versal SysMon driver Salih Erim
2026-06-18 10:14 ` [PATCH v10 3/5] iio: adc: versal-sysmon: add I2C driver Salih Erim
2026-06-23  0:26   ` Erim, Salih
2026-06-18 10:14 ` [PATCH v10 4/5] iio: adc: versal-sysmon: add threshold event support Salih Erim
2026-06-21 16:22   ` Jonathan Cameron
2026-06-22 23:59     ` Erim, Salih
2026-06-23  0:43   ` Erim, Salih
2026-06-18 10:14 ` [PATCH v10 5/5] iio: adc: versal-sysmon: add oversampling support Salih Erim
2026-06-21 16:28   ` Jonathan Cameron
2026-06-23  0:06     ` Erim, Salih [this message]
2026-06-23  0:34   ` Erim, Salih

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ba8e1716-dd6d-4d6f-b8d2-859276b9aa36@amd.com \
    --to=salih.erim@amd.com \
    --cc=andriy.shevchenko@intel.com \
    --cc=andy@kernel.org \
    --cc=conall.ogriofa@amd.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=dlechner@baylibre.com \
    --cc=erimsalih@gmail.com \
    --cc=jic23@kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=linux-iio@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux@roeck-us.net \
    --cc=michal.simek@amd.com \
    --cc=nuno.sa@analog.com \
    --cc=robh@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®