From: Radu Rendec <radu@rendec.net>
To: Thomas Gleixner <tglx@kernel.org>, LKML <linux-kernel@vger.kernel.org>
Cc: x86@kernel.org, Michael Kelley <mhklinux@outlook.com>,
Dmitry Ilvokhin <d@ilvokhin.com>,
Jan Kiszka <jan.kiszka@siemens.com>,
Kieran Bingham <kbingham@kernel.org>,
Florian Fainelli <florian.fainelli@broadcom.com>,
Marc Zyngier <maz@kernel.org>
Subject: Re: [patch V5 05/15] x86/irq: Suppress unlikely interrupt stats by default
Date: Thu, 02 Apr 2026 12:39:21 -0400 [thread overview]
Message-ID: <bb079a11992a63b30b23de438648932182a351ca.camel@rendec.net> (raw)
In-Reply-To: <20260401201348.355938635@kernel.org>
It looks like we had a "race condition", and you haven't picked up my
Reviewed-by tag on this patch on v4. There was a minor comment too. I'm
re-including them here.
On Wed, 2026-04-01 at 23:51 +0200, Thomas Gleixner wrote:
> From: Thomas Gleixner <tglx@kernel.org>
>
> Unlikely interrupt counters like the spurious vector and the synthetic APIC
> ICR read retry show up in /proc/interrupts with all counts 0 most of the
> time.
>
> As these are events which should never happen, suppress them by default and
> enable them for output when they actually happen.
>
> This requires a seperate bitmap as the description array is marked
> __ro_after_init. With that bitmap in place it becomes RO data.
>
> Signed-off-by: Thomas Gleixner <tglx@kernel.org>
> ---
> V5: Move irq_stat_inc_and_enable() here
> V4: Fix the bad idea of writing to __ro_after_init marked data
> V3: New patch
> ---
> arch/x86/include/asm/hardirq.h | 1 +
> arch/x86/kernel/apic/apic.c | 2 +-
> arch/x86/kernel/apic/ipi.c | 2 +-
> arch/x86/kernel/irq.c | 38 ++++++++++++++++++++++++++++----------
> 4 files changed, 31 insertions(+), 12 deletions(-)
> --- a/arch/x86/include/asm/hardirq.h
> +++ b/arch/x86/include/asm/hardirq.h
> @@ -68,6 +68,7 @@ DECLARE_PER_CPU_ALIGNED(struct pi_desc,
> #define __ARCH_IRQ_STAT
>
> #define inc_irq_stat(index) this_cpu_inc(irq_stat.counts[IRQ_COUNT_##index])
> +void irq_stat_inc_and_enable(enum irq_stat_counts which);
>
> #ifdef CONFIG_X86_LOCAL_APIC
> #define inc_perf_irq_stat() inc_irq_stat(APIC_PERF)
> --- a/arch/x86/kernel/apic/apic.c
> +++ b/arch/x86/kernel/apic/apic.c
> @@ -2108,7 +2108,7 @@ static noinline void handle_spurious_int
>
> trace_spurious_apic_entry(vector);
>
> - inc_irq_stat(SPURIOUS);
> + irq_stat_inc_and_enable(IRQ_COUNT_SPURIOUS);
This is just a matter of style but for symmetry with inc_irq_stat(), I
would prepend '__' to the function name and create a wrapper macro that
adds the 'IRQ_COUNT_' prefix.
And for consistency (you also have inc_perf_irq_stat()) I would call it
inc_and_enable_irq_stat().
And yes, my comments above are totally bike shedding :)
>
> /*
> * If this is a spurious interrupt then do not acknowledge
> --- a/arch/x86/kernel/apic/ipi.c
> +++ b/arch/x86/kernel/apic/ipi.c
> @@ -120,7 +120,7 @@ u32 apic_mem_wait_icr_idle_timeout(void)
> for (cnt = 0; cnt < 1000; cnt++) {
> if (!(apic_read(APIC_ICR) & APIC_ICR_BUSY))
> return 0;
> - inc_irq_stat(ICR_READ_RETRY);
> + irq_stat_inc_and_enable(IRQ_COUNT_ICR_READ_RETRY);
> udelay(100);
> }
> return APIC_ICR_BUSY;
> --- a/arch/x86/kernel/irq.c
> +++ b/arch/x86/kernel/irq.c
> @@ -69,19 +69,24 @@ struct irq_stat_info {
> const char *text;
> };
>
> +#define DEFAULT_SUPPRESSED_VECTOR UINT_MAX
> +
> #define ISS(idx, sym, txt) [IRQ_COUNT_##idx] = { .symbol = sym, .text = txt }
>
> #define ITS(idx, sym, txt) [IRQ_COUNT_##idx] = \
> { .skip_vector = idx## _VECTOR, .symbol = sym, .text = txt }
>
> -static struct irq_stat_info irq_stat_info[IRQ_COUNT_MAX] __ro_after_init = {
> +#define IDS(idx, sym, txt) [IRQ_COUNT_##idx] = \
> + { .skip_vector = DEFAULT_SUPPRESSED_VECTOR, .symbol = sym, .text = txt }
> +
> +static const struct irq_stat_info irq_stat_info[IRQ_COUNT_MAX] = {
> ISS(NMI, "NMI", " Non-maskable interrupts\n"),
> #ifdef CONFIG_X86_LOCAL_APIC
> ISS(APIC_TIMER, "LOC", " Local timer interrupts\n"),
> - ISS(SPURIOUS, "SPU", " Spurious interrupts\n"),
> + IDS(SPURIOUS, "SPU", " Spurious interrupts\n"),
> ISS(APIC_PERF, "PMI", " Performance monitoring interrupts\n"),
> ISS(IRQ_WORK, "IWI", " IRQ work interrupts\n"),
> - ISS(ICR_READ_RETRY, "RTR", " APIC ICR read retries\n"),
> + IDS(ICR_READ_RETRY, "RTR", " APIC ICR read retries\n"),
> ISS(X86_PLATFORM_IPI, "PLT", " Platform interrupts\n"),
> #endif
> #ifdef CONFIG_SMP
> @@ -122,34 +127,47 @@ static struct irq_stat_info irq_stat_inf
> #endif
> };
>
> +static DECLARE_BITMAP(irq_stat_count_show, IRQ_COUNT_MAX) __read_mostly;
> +
> static int __init irq_init_stats(void)
> {
> - struct irq_stat_info *info = irq_stat_info;
> + const struct irq_stat_info *info = irq_stat_info;
>
> for (unsigned int i = 0; i < ARRAY_SIZE(irq_stat_info); i++, info++) {
> - if (info->skip_vector && test_bit(info->skip_vector, system_vectors))
> - info->skip_vector = 0;
> + if (!info->skip_vector || (info->skip_vector != DEFAULT_SUPPRESSED_VECTOR &&
> + test_bit(info->skip_vector, system_vectors)))
> + set_bit(i, irq_stat_count_show);
> }
>
> #ifdef CONFIG_X86_LOCAL_APIC
> if (!x86_platform_ipi_callback)
> - irq_stat_info[IRQ_COUNT_X86_PLATFORM_IPI].skip_vector = 1;
> + clear_bit(IRQ_COUNT_X86_PLATFORM_IPI, irq_stat_count_show);
> #endif
>
> #ifdef CONFIG_X86_POSTED_MSI
> if (!posted_msi_enabled())
> - irq_stat_info[IRQ_COUNT_POSTED_MSI_NOTIFICATION].skip_vector = 1;
> + clear_bit(IRQ_COUNT_POSTED_MSI_NOTIFICATION, irq_stat_count_show);
> #endif
>
> #ifdef CONFIG_X86_MCE_AMD
> if (boot_cpu_data.x86_vendor != X86_VENDOR_AMD &&
> boot_cpu_data.x86_vendor != X86_VENDOR_HYGON)
> - irq_stat_info[IRQ_COUNT_DEFERRED_ERROR].skip_vector = 1;
> + clear_bit(IRQ_COUNT_DEFERRED_ERROR, irq_stat_count_show);
> #endif
> return 0;
> }
> late_initcall(irq_init_stats);
>
> +/*
> + * Used for default enabled counters to increment the stats and to enable the
> + * entry for /proc/interrupts output.
> + */
> +void irq_stat_inc_and_enable(enum irq_stat_counts which)
> +{
> + this_cpu_inc(irq_stat.counts[which]);
> + set_bit(which, irq_stat_count_show);
> +}
> +
> #ifdef CONFIG_PROC_FS
> /*
> * /proc/interrupts printing for arch specific interrupts
> @@ -159,7 +177,7 @@ int arch_show_interrupts(struct seq_file
> const struct irq_stat_info *info = irq_stat_info;
>
> for (unsigned int i = 0; i < ARRAY_SIZE(irq_stat_info); i++, info++) {
> - if (info->skip_vector)
> + if (!test_bit(i, irq_stat_count_show))
> continue;
>
> seq_printf(p, "%*s:", prec, info->symbol);
Reviewed-by: Radu Rendec <radu@rendec.net>
next prev parent reply other threads:[~2026-04-02 16:39 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-01 21:51 [patch V5 00/15] Improve /proc/interrupts further Thomas Gleixner
2026-04-01 21:51 ` [patch V5 01/15] x86/irq: Optimize interrupts decimals printing Thomas Gleixner
2026-04-01 21:51 ` [patch V5 02/15] genirq/proc: Avoid formatting zero counts in /proc/interrupts Thomas Gleixner
2026-04-01 21:51 ` [patch V5 03/15] genirq/proc: Utilize irq_desc::tot_count to avoid evaluation Thomas Gleixner
2026-04-01 21:51 ` [patch V5 04/15] x86/irq: Make irqstats array based Thomas Gleixner
2026-04-01 21:51 ` [patch V5 05/15] x86/irq: Suppress unlikely interrupt stats by default Thomas Gleixner
2026-04-02 16:39 ` Radu Rendec [this message]
2026-05-11 14:38 ` Thomas Gleixner
2026-04-01 21:52 ` [patch V5 06/15] x86/irq: Move IOAPIC misrouted and PIC/APIC error counts into irq_stats Thomas Gleixner
2026-04-02 16:41 ` Radu Rendec
2026-04-01 21:52 ` [patch V5 07/15] scripts/gdb: Update x86 interrupts to the array based storage Thomas Gleixner
2026-04-02 17:11 ` Radu Rendec
2026-04-01 21:52 ` [patch V5 08/15] genirq: Expose nr_irqs in core code Thomas Gleixner
2026-04-01 21:52 ` [patch V5 09/15] genirq/manage: Make NMI cleanup RT safe Thomas Gleixner
2026-04-01 21:52 ` [patch V5 10/15] genirq: Cache the condition for /proc/interrupts exposure Thomas Gleixner
2026-04-02 17:27 ` Radu Rendec
2026-04-01 21:52 ` [patch V5 11/15] genirq: Calculate precision only when required Thomas Gleixner
2026-04-01 21:52 ` [patch V5 12/15] genirq: Add rcuref count to struct irq_desc Thomas Gleixner
2026-04-01 21:52 ` [patch V5 13/15] genirq: Expose irq_find_desc_at_or_after() in core code Thomas Gleixner
2026-04-01 21:52 ` [patch V5 14/15] genirq/proc: Runtime size the chip name Thomas Gleixner
2026-04-01 21:52 ` [patch V5 15/15] genirq/proc: Speed up /proc/interrupts iteration Thomas Gleixner
2026-04-02 2:32 ` [patch V5 00/15] Improve /proc/interrupts further Michael Kelley
2026-04-02 13:46 ` Thomas Gleixner
2026-05-11 15:45 ` Thomas Gleixner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=bb079a11992a63b30b23de438648932182a351ca.camel@rendec.net \
--to=radu@rendec.net \
--cc=d@ilvokhin.com \
--cc=florian.fainelli@broadcom.com \
--cc=jan.kiszka@siemens.com \
--cc=kbingham@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maz@kernel.org \
--cc=mhklinux@outlook.com \
--cc=tglx@kernel.org \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®