From: Shashank Sharma <shashank.sharma@amd.com>
To: "André Almeida" <andrealmeid@igalia.com>,
dri-devel@lists.freedesktop.org, amd-gfx@lists.freedesktop.org,
linux-kernel@vger.kernel.org
Cc: kernel-dev@igalia.com, alexander.deucher@amd.com,
christian.koenig@amd.com, pierre-eric.pelloux-prayer@amd.com,
"'Marek Olšák'" <maraeo@gmail.com>,
"Samuel Pitoiset" <samuel.pitoiset@gmail.com>,
"Bas Nieuwenhuizen" <bas@basnieuwenhuizen.nl>,
"Timur Kristóf" <timur.kristof@gmail.com>
Subject: Re: [PATCH v5 3/5] drm/amdgpu: Encapsulate all device reset info
Date: Mon, 21 Aug 2023 16:21:21 +0200 [thread overview]
Message-ID: <bb754dc0-65dd-ec9a-8675-64ed12bfa237@amd.com> (raw)
In-Reply-To: <20230817182050.205925-4-andrealmeid@igalia.com>
On 17/08/2023 20:20, André Almeida wrote:
> To better organize struct amdgpu_device, keep all reset information
> related fields together in a separated struct.
>
> Signed-off-by: André Almeida <andrealmeid@igalia.com>
> ---
> v5: new patch, as requested by Shashank Sharma
> ---
> drivers/gpu/drm/amd/amdgpu/amdgpu.h | 34 +++++++++++++--------
> drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c | 10 +++---
> drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 16 +++++-----
> 3 files changed, 34 insertions(+), 26 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu.h b/drivers/gpu/drm/amd/amdgpu/amdgpu.h
> index 0d560b713948..56d78ca6e917 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu.h
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu.h
> @@ -781,6 +781,26 @@ struct amdgpu_mqd {
> #define AMDGPU_PRODUCT_NAME_LEN 64
> struct amdgpu_reset_domain;
>
> +#ifdef CONFIG_DEV_COREDUMP
> +struct amdgpu_coredump_info {
> + struct amdgpu_device *adev;
> + struct amdgpu_task_info reset_task_info;
> + struct timespec64 reset_time;
> + bool reset_vram_lost;
> +};
> +#endif
> +
> +struct amdgpu_reset_info {
> + /* reset dump register */
> + u32 *reset_dump_reg_list;
> + u32 *reset_dump_reg_value;
> + int num_regs;
> +
> +#ifdef CONFIG_DEV_COREDUMP
> + struct amdgpu_coredump_info *coredump_info;
> +#endif
> +};
> +
> /*
> * Non-zero (true) if the GPU has VRAM. Zero (false) otherwise.
> */
> @@ -1084,10 +1104,7 @@ struct amdgpu_device {
>
> struct mutex benchmark_mutex;
>
> - /* reset dump register */
> - uint32_t *reset_dump_reg_list;
> - uint32_t *reset_dump_reg_value;
> - int num_regs;
> + struct amdgpu_reset_info reset_info;
>
> bool scpm_enabled;
> uint32_t scpm_status;
> @@ -1100,15 +1117,6 @@ struct amdgpu_device {
> uint32_t aid_mask;
> };
>
> -#ifdef CONFIG_DEV_COREDUMP
> -struct amdgpu_coredump_info {
> - struct amdgpu_device *adev;
> - struct amdgpu_task_info reset_task_info;
> - struct timespec64 reset_time;
> - bool reset_vram_lost;
> -};
> -#endif
> -
> static inline struct amdgpu_device *drm_to_adev(struct drm_device *ddev)
> {
> return container_of(ddev, struct amdgpu_device, ddev);
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c
> index a4faea4fa0b5..3136a0774dd9 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_debugfs.c
> @@ -2016,8 +2016,8 @@ static ssize_t amdgpu_reset_dump_register_list_read(struct file *f,
> if (ret)
> return ret;
>
> - for (i = 0; i < adev->num_regs; i++) {
> - sprintf(reg_offset, "0x%x\n", adev->reset_dump_reg_list[i]);
> + for (i = 0; i < adev->reset_info.num_regs; i++) {
> + sprintf(reg_offset, "0x%x\n", adev->reset_info.reset_dump_reg_list[i]);
> up_read(&adev->reset_domain->sem);
> if (copy_to_user(buf + len, reg_offset, strlen(reg_offset)))
> return -EFAULT;
> @@ -2074,9 +2074,9 @@ static ssize_t amdgpu_reset_dump_register_list_write(struct file *f,
> if (ret)
> goto error_free;
>
> - swap(adev->reset_dump_reg_list, tmp);
> - swap(adev->reset_dump_reg_value, new);
> - adev->num_regs = i;
> + swap(adev->reset_info.reset_dump_reg_list, tmp);
> + swap(adev->reset_info.reset_dump_reg_value, new);
> + adev->reset_info.num_regs = i;
> up_write(&adev->reset_domain->sem);
> ret = size;
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> index b5b879bcc5c9..96975591841d 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> @@ -4790,10 +4790,10 @@ static int amdgpu_reset_reg_dumps(struct amdgpu_device *adev)
>
> lockdep_assert_held(&adev->reset_domain->sem);
>
> - for (i = 0; i < adev->num_regs; i++) {
> - adev->reset_dump_reg_value[i] = RREG32(adev->reset_dump_reg_list[i]);
> - trace_amdgpu_reset_reg_dumps(adev->reset_dump_reg_list[i],
> - adev->reset_dump_reg_value[i]);
> + for (i = 0; i < adev->reset_info.num_regs; i++) {
> + adev->reset_info.reset_dump_reg_value[i] = RREG32(adev->reset_info.reset_dump_reg_list[i]);
> + trace_amdgpu_reset_reg_dumps(adev->reset_info.reset_dump_reg_list[i],
> + adev->reset_info.reset_dump_reg_value[i]);
> }
>
> return 0;
> @@ -4831,13 +4831,13 @@ static ssize_t amdgpu_devcoredump_read(char *buffer, loff_t offset,
>
> if (coredump->reset_vram_lost)
> drm_printf(&p, "VRAM is lost due to GPU reset!\n");
> - if (coredump->adev->num_regs) {
> + if (coredump->adev->reset_info.num_regs) {
> drm_printf(&p, "AMDGPU register dumps:\nOffset: Value:\n");
>
> - for (i = 0; i < coredump->adev->num_regs; i++)
> + for (i = 0; i < coredump->adev->reset_info.num_regs; i++)
> drm_printf(&p, "0x%08x: 0x%08x\n",
> - coredump->adev->reset_dump_reg_list[i],
> - coredump->adev->reset_dump_reg_value[i]);
> + coredump->adev->reset_info.reset_dump_reg_list[i],
> + coredump->adev->reset_info.reset_dump_reg_value[i]);
> }
Reviewed-by: Shashank Sharma <shashank.sharma@amd.com>
- Shashank
>
> return count - iter.remain;
next prev parent reply other threads:[~2023-08-21 14:21 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-17 18:20 [PATCH v5 0/5] drm/amdgpu: Rework coredump memory allocation André Almeida
2023-08-17 18:20 ` [PATCH v5 1/5] drm/amdgpu: Allocate coredump memory in a nonblocking way André Almeida
2023-08-17 18:20 ` [PATCH v5 2/5] drm/amdgpu: Rework coredump to use memory dynamically André Almeida
2023-08-21 14:20 ` Shashank Sharma
2023-08-17 18:20 ` [PATCH v5 3/5] drm/amdgpu: Encapsulate all device reset info André Almeida
2023-08-21 14:21 ` Shashank Sharma [this message]
2023-08-17 18:20 ` [PATCH v5 4/5] drm/amdgpu: Move coredump code to amdgpu_reset file André Almeida
2023-08-21 14:22 ` Shashank Sharma
2023-08-17 18:20 ` [PATCH v5 5/5] drm/amdgpu: Create version number for coredumps André Almeida
2023-08-21 14:24 ` Shashank Sharma
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=bb754dc0-65dd-ec9a-8675-64ed12bfa237@amd.com \
--to=shashank.sharma@amd.com \
--cc=alexander.deucher@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
--cc=andrealmeid@igalia.com \
--cc=bas@basnieuwenhuizen.nl \
--cc=christian.koenig@amd.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=kernel-dev@igalia.com \
--cc=linux-kernel@vger.kernel.org \
--cc=maraeo@gmail.com \
--cc=pierre-eric.pelloux-prayer@amd.com \
--cc=samuel.pitoiset@gmail.com \
--cc=timur.kristof@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
Powered by JetHome