From: Bryan O'Donoghue <bryan.odonoghue@linaro.org>
To: Loic Poulain <loic.poulain@oss.qualcomm.com>,
Anusha Arun Nandi <anusha.nandi@oss.qualcomm.com>
Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org,
linux-kernel@vger.kernel.org, jigarkumar.zala@oss.qualcomm.com,
gjorgji.rosikopulos@oss.qualcomm.com
Subject: Re: [PATCH 1/6] media: qcom: camss: Program CSIPHY common control registers
Date: Mon, 20 Jul 2026 09:16:39 +0100 [thread overview]
Message-ID: <bc691d15-1e28-4f84-bbeb-463c69b239c1@linaro.org> (raw)
In-Reply-To: <CAFEp6-2epusvgnSthNRBvOq0vONk3hu7v6tq6SF-HjnSWgpstw@mail.gmail.com>
On 20/07/2026 08:56, Loic Poulain wrote:
> On Sat, Jul 18, 2026 at 1:13 AM Anusha Arun Nandi
> <anusha.nandi@oss.qualcomm.com> wrote:
>>
>> From: Jigarkumar Zala <jigarkumar.zala@oss.qualcomm.com>
>>
>> Program the CSIPHY common-control registers during lane enable so
>> SA8775P uses the required 3-phase 1.5 Gsps reset-release values for
>> both C-PHY and D-PHY. Keep the existing reset-release value for the
>> other CAMSS variants.
>>
>> Co-developed-by: Anusha Arun Nandi <anusha.nandi@oss.qualcomm.com>
>> Signed-off-by: Anusha Arun Nandi <anusha.nandi@oss.qualcomm.com>
>> Signed-off-by: Jigarkumar Zala <jigarkumar.zala@oss.qualcomm.com>
>> ---
>> .../qcom/camss/camss-csiphy-3ph-1-0.c | 36 ++++++++++++++++---
>> 1 file changed, 31 insertions(+), 5 deletions(-)
>>
>> diff --git a/drivers/media/platform/qcom/camss/camss-csiphy-3ph-1-0.c b/drivers/media/platform/qcom/camss/camss-csiphy-3ph-1-0.c
>> index 25a3554ef201..11b7a236e607 100644
>> --- a/drivers/media/platform/qcom/camss/camss-csiphy-3ph-1-0.c
>> +++ b/drivers/media/platform/qcom/camss/camss-csiphy-3ph-1-0.c
>> @@ -1031,8 +1031,6 @@ static void csiphy_reset(struct csiphy_device *csiphy)
>> writel_relaxed(0x1, csiphy->base +
>> CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 0));
>> usleep_range(5000, 8000);
>> - writel_relaxed(0x0, csiphy->base +
>> - CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 0));
>> }
>>
>> static irqreturn_t csiphy_isr(int irq, void *dev)
>> @@ -1343,9 +1341,37 @@ static void csiphy_lanes_enable(struct csiphy_device *csiphy,
>> writel_relaxed(val, csiphy->base +
>> CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 6));
>>
>> - val = 0x02;
>> - writel_relaxed(val, csiphy->base +
>> - CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 7));
>> + switch (csiphy->camss->res->version) {
>> + case CAMSS_8300:
>> + case CAMSS_8775P:
>> + if (c->phy_cfg == V4L2_MBUS_CSI2_CPHY) {
>> + val = 0x5A;
>> + writel_relaxed(val, csiphy->base +
>> + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 7));
>> + val = 0xE;
>> + writel_relaxed(val, csiphy->base +
>> + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 0));
>> + } else {
>> + val = 0x02;
>> + writel_relaxed(val, csiphy->base +
>> + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 7));
>> + writel_relaxed(val, csiphy->base +
>> + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 0));
>> + }
>> + break;
>> + case CAMSS_7280:
>> + case CAMSS_8250:
>> + case CAMSS_8280XP:
>> + case CAMSS_845:
>> + default:
>> + val = 0x02;
>> + writel_relaxed(val, csiphy->base +
>> + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 7));
>> + val = 0x0;
>> + writel_relaxed(val, csiphy->base +
>> + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(regs->offset, 0));
>> + break;
>> + }
>
> I don't really like this big camss-version switch case with magic,
> which also introduces more magic values. Maybe we should have a
> different version of csiphy_lanes_enable, based on the phy compatible
> or revision.
No.
Just move all of this logic into the new CSIPHY driver. I won't be
merging more technical debt here.
---
bod
next prev parent reply other threads:[~2026-07-20 8:16 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-17 23:13 [PATCH 0/6] media: qcom: camss: Add C-PHY support for sa8775p, sa8300 and sm8250 Anusha Arun Nandi
2026-07-17 23:13 ` [PATCH 1/6] media: qcom: camss: Program CSIPHY common control registers Anusha Arun Nandi
2026-07-20 7:56 ` Loic Poulain
2026-07-20 8:16 ` Bryan O'Donoghue [this message]
2026-07-20 19:38 ` Anusha Arun Nandi
2026-07-20 20:06 ` Bryan O'Donoghue
2026-07-20 22:05 ` Anusha Arun Nandi
2026-07-17 23:13 ` [PATCH 2/6] media: qcom: camss: Prepare CSID for C-PHY support in gen3 Anusha Arun Nandi
2026-07-17 23:13 ` [PATCH 3/6] media: qcom: camss: Add sa8775p C-PHY 3ph lane config Anusha Arun Nandi
2026-07-17 23:13 ` [PATCH 4/6] media: qcom: camss: Add sa8300 " Anusha Arun Nandi
2026-07-17 23:13 ` [PATCH 5/6] media: qcom: camss: Dynamic data-rate specific C-PHY register settings Anusha Arun Nandi
2026-07-17 23:13 ` [PATCH 6/6] media: qcom: camss: validate local/remote endpoint bus-type Anusha Arun Nandi
2026-07-18 2:45 ` [PATCH 0/6] media: qcom: camss: Add C-PHY support for sa8775p, sa8300 and sm8250 Bryan O'Donoghue
2026-07-20 19:36 ` Anusha Arun Nandi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=bc691d15-1e28-4f84-bbeb-463c69b239c1@linaro.org \
--to=bryan.odonoghue@linaro.org \
--cc=anusha.nandi@oss.qualcomm.com \
--cc=gjorgji.rosikopulos@oss.qualcomm.com \
--cc=jigarkumar.zala@oss.qualcomm.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-media@vger.kernel.org \
--cc=loic.poulain@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®