From: Kendall Willis <k-willis@ti.com>
To: Dhruva Gole <d-gole@ti.com>,
"Rafael J. Wysocki" <rafael@kernel.org>,
Viresh Kumar <viresh.kumar@linaro.org>,
Nishanth Menon <nm@ti.com>,
"Vignesh Raghavendra" <vigneshr@ti.com>,
Tero Kristo <kristo@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>
Cc: Sebin Francis <sebin.francis@ti.com>, Bryan Brattlof <bb@ti.com>,
<linux-pm@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>
Subject: Re: [PATCH v3 2/3] cpufreq: ti-cpufreq: add support for AM62L3 SoC
Date: Tue, 20 Jan 2026 17:09:32 -0600 [thread overview]
Message-ID: <c5ceaa64-6507-427b-ade4-5a2ac8213d9f@ti.com> (raw)
In-Reply-To: <20260120-am62l-cpufreq-v3-2-8c69b80168a3@ti.com>
On 1/20/26 05:47, Dhruva Gole wrote:
> Add CPUFreq support for the AM62L3 SoC with the appropriate
> AM62L3 speed grade constants according to the datasheet [1].
>
> This follows the same architecture-specific implementation pattern
> as other TI SoCs in the AM6x family.
>
> While at it, also sort instances where the SOC family names
> were not sorted alphabetically.
>
> [1] https://www.ti.com/lit/pdf/SPRSPA1
>
> Signed-off-by: Dhruva Gole <d-gole@ti.com>
> ---
> drivers/cpufreq/ti-cpufreq.c | 34 +++++++++++++++++++++++++++++++++-
> 1 file changed, 33 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/cpufreq/ti-cpufreq.c b/drivers/cpufreq/ti-cpufreq.c
> index 6ee76f5fe9c567b0b88797ddb51764a2a5606b16..3d1129aeed02b06f5877663a1b87521a230e3b32 100644
> --- a/drivers/cpufreq/ti-cpufreq.c
> +++ b/drivers/cpufreq/ti-cpufreq.c
> @@ -70,6 +70,12 @@ enum {
> #define AM62A7_SUPPORT_R_MPU_OPP BIT(1)
> #define AM62A7_SUPPORT_V_MPU_OPP BIT(2)
>
> +#define AM62L3_EFUSE_E_MPU_OPP 5
> +#define AM62L3_EFUSE_O_MPU_OPP 15
> +
> +#define AM62L3_SUPPORT_E_MPU_OPP BIT(0)
> +#define AM62L3_SUPPORT_O_MPU_OPP BIT(1)
> +
> #define AM62P5_EFUSE_O_MPU_OPP 15
> #define AM62P5_EFUSE_S_MPU_OPP 19
> #define AM62P5_EFUSE_T_MPU_OPP 20
> @@ -213,6 +219,22 @@ static unsigned long am625_efuse_xlate(struct ti_cpufreq_data *opp_data,
> return calculated_efuse;
> }
>
> +static unsigned long am62l3_efuse_xlate(struct ti_cpufreq_data *opp_data,
> + unsigned long efuse)
> +{
> + unsigned long calculated_efuse = AM62L3_SUPPORT_E_MPU_OPP;
> +
> + switch (efuse) {
> + case AM62L3_EFUSE_O_MPU_OPP:
> + calculated_efuse |= AM62L3_SUPPORT_O_MPU_OPP;
> + fallthrough;
> + case AM62L3_EFUSE_E_MPU_OPP:
> + calculated_efuse |= AM62L3_SUPPORT_E_MPU_OPP;
> + }
> +
> + return calculated_efuse;
> +}
> +
> static struct ti_cpufreq_soc_data am3x_soc_data = {
> .efuse_xlate = amx3_efuse_xlate,
> .efuse_fallback = AM33XX_800M_ARM_MPU_MAX_FREQ,
> @@ -313,8 +335,9 @@ static struct ti_cpufreq_soc_data am3517_soc_data = {
> static const struct soc_device_attribute k3_cpufreq_soc[] = {
> { .family = "AM62X", },
> { .family = "AM62AX", },
> - { .family = "AM62PX", },
> { .family = "AM62DX", },
> + { .family = "AM62LX", },
> + { .family = "AM62PX", },
> { /* sentinel */ }
> };
>
> @@ -335,6 +358,14 @@ static struct ti_cpufreq_soc_data am62a7_soc_data = {
> .multi_regulator = false,
> };
>
> +static struct ti_cpufreq_soc_data am62l3_soc_data = {
> + .efuse_xlate = am62l3_efuse_xlate,
> + .efuse_offset = 0x0,
> + .efuse_mask = 0x07c0,
> + .efuse_shift = 0x6,
> + .multi_regulator = false,
> +};
> +
> static struct ti_cpufreq_soc_data am62p5_soc_data = {
> .efuse_xlate = am62p5_efuse_xlate,
> .efuse_offset = 0x0,
> @@ -463,6 +494,7 @@ static const struct of_device_id ti_cpufreq_of_match[] __maybe_unused = {
> { .compatible = "ti,am625", .data = &am625_soc_data, },
> { .compatible = "ti,am62a7", .data = &am62a7_soc_data, },
> { .compatible = "ti,am62d2", .data = &am62a7_soc_data, },
> + { .compatible = "ti,am62l3", .data = &am62l3_soc_data, },
> { .compatible = "ti,am62p5", .data = &am62p5_soc_data, },
> /* legacy */
> { .compatible = "ti,omap3430", .data = &omap34xx_soc_data, },
>
Hi Dhruva,
Reviewed-by: Kendall Willis <k-willis@ti.com>
Best,
Kendall Willis
next prev parent reply other threads:[~2026-01-20 23:09 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-01-20 11:47 [PATCH v3 0/3] cpufreq: ti: Add " Dhruva Gole
2026-01-20 11:47 ` [PATCH v3 1/3] cpufreq: dt-platdev: Add ti,am62l3 to blocklist Dhruva Gole
2026-01-20 11:47 ` [PATCH v3 2/3] cpufreq: ti-cpufreq: add support for AM62L3 SoC Dhruva Gole
2026-01-20 23:09 ` Kendall Willis [this message]
2026-01-20 11:47 ` [PATCH v3 3/3] arm64: dts: ti: k3-am62l: support cpufreq Dhruva Gole
2026-01-21 16:27 ` Kendall Willis
2026-01-22 10:36 ` Dhruva Gole
2026-01-21 6:28 ` [PATCH v3 0/3] cpufreq: ti: Add support for AM62L3 SoC Viresh Kumar
2026-01-21 6:38 ` Dhruva Gole
2026-01-21 7:07 ` Viresh Kumar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=c5ceaa64-6507-427b-ade4-5a2ac8213d9f@ti.com \
--to=k-willis@ti.com \
--cc=bb@ti.com \
--cc=conor+dt@kernel.org \
--cc=d-gole@ti.com \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=nm@ti.com \
--cc=rafael@kernel.org \
--cc=robh@kernel.org \
--cc=sebin.francis@ti.com \
--cc=vigneshr@ti.com \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®