mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Ravi Gunasekaran <r-gunasekaran@ti.com>
To: Siddharth Vadapalli <s-vadapalli@ti.com>, <nm@ti.com>,
	<vigneshr@ti.com>, <kristo@kernel.org>, <robh+dt@kernel.org>,
	<krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>,
	<afd@ti.com>
Cc: <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>, <srk@ti.com>,
	Ravi Gunasekaran <r-gunasekaran@ti.com>
Subject: Re: [PATCH v2 1/2] arm64: dts: ti: k3-j721s2-main: Add main CPSW2G devicetree node
Date: Wed, 19 Jul 2023 15:12:24 +0530	[thread overview]
Message-ID: <cc1c4212-df44-61ca-2e34-2c3cd3a565cf@ti.com> (raw)
In-Reply-To: <20230710094328.1359377-2-s-vadapalli@ti.com>



On 7/10/23 3:13 PM, Siddharth Vadapalli wrote:
> From: Kishon Vijay Abraham I <kishon@ti.com>
> 
> TI's J721S2 SoC has a MAIN CPSW2G instance of the CPSW Ethernet Switch.
> Add devicetree node for it.
> 
> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
> Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
> ---
>  arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 69 ++++++++++++++++++++++
>  1 file changed, 69 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi
> index ed79ab3a3271..4d0d27e7ca1b 100644
> --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi
> @@ -51,6 +51,12 @@ usb_serdes_mux: mux-controller@0 {
>                         mux-reg-masks = <0x0 0x8000000>; /* USB0 to SERDES0 lane 1/3 mux */
>                 };
>  
> +               phy_gmii_sel_cpsw: phy@34 {
> +                       compatible = "ti,am654-phy-gmii-sel";
> +                       reg = <0x34 0x4>;
> +                       #phy-cells = <1>;
> +               };
> +
>                 serdes_ln_ctrl: mux-controller@80 {
>                         compatible = "mmio-mux";
>                         reg = <0x80 0x10>;
> @@ -1039,6 +1045,69 @@ cpts@310d0000 {
>                 };
>         };
>  
> +       main_cpsw: ethernet@c200000 {
> +               compatible = "ti,j721e-cpsw-nuss";
> +               reg = <0x00 0xc200000 0x00 0x200000>;
> +               reg-names = "cpsw_nuss";
> +               ranges = <0x0 0x0 0x0 0xc200000 0x0 0x200000>;
> +               #address-cells = <2>;
> +               #size-cells = <2>;
> +               dma-coherent;
> +               clocks = <&k3_clks 28 28>;
> +               clock-names = "fck";
> +               power-domains = <&k3_pds 28 TI_SCI_PD_EXCLUSIVE>;
> +
> +               dmas = <&main_udmap 0xc640>,
> +                      <&main_udmap 0xc641>,
> +                      <&main_udmap 0xc642>,
> +                      <&main_udmap 0xc643>,
> +                      <&main_udmap 0xc644>,
> +                      <&main_udmap 0xc645>,
> +                      <&main_udmap 0xc646>,
> +                      <&main_udmap 0xc647>,
> +                      <&main_udmap 0x4640>;
> +               dma-names = "tx0", "tx1", "tx2", "tx3",
> +                           "tx4", "tx5", "tx6", "tx7",
> +                           "rx";
> +
> +               status = "disabled";
> +
> +               ethernet-ports {
> +                       #address-cells = <1>;
> +                       #size-cells = <0>;
> +
> +                       main_cpsw_port1: port@1 {
> +                               reg = <1>;
> +                               ti,mac-only;
> +                               label = "port1";
> +                               phys = <&phy_gmii_sel_cpsw 1>;
> +                               status = "disabled";
> +                       };
> +               };
> +
> +               main_cpsw_mdio: mdio@f00 {
> +                       compatible = "ti,cpsw-mdio","ti,davinci_mdio";
> +                       reg = <0x00 0xf00 0x00 0x100>;
> +                       #address-cells = <1>;
> +                       #size-cells = <0>;
> +                       clocks = <&k3_clks 28 28>;
> +                       clock-names = "fck";
> +                       bus_freq = <1000000>;
> +                       status = "disabled";
> +               };
> +
> +               cpts@3d000 {
> +                       compatible = "ti,am65-cpts";
> +                       reg = <0x00 0x3d000 0x00 0x400>;
> +                       clocks = <&k3_clks 28 3>;
> +                       clock-names = "cpts";
> +                       interrupts-extended = <&gic500 GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
> +                       interrupt-names = "cpts";
> +                       ti,cpts-ext-ts-inputs = <4>;
> +                       ti,cpts-periodic-outputs = <2>;
> +               };
> +       };
> +
>         usbss0: cdns-usb@4104000 {
>                 compatible = "ti,j721e-usb";
>                 reg = <0x00 0x04104000 0x00 0x100>;


Reviewed-by: Ravi Gunasekaran <r-gunasekaran@ti.com>

-- 
Regards,
Ravi

  reply	other threads:[~2023-07-19  9:43 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-07-10  9:43 [PATCH v2 0/2] Add MAIN CPSW2G DT support for J721S2 Siddharth Vadapalli
2023-07-10  9:43 ` [PATCH v2 1/2] arm64: dts: ti: k3-j721s2-main: Add main CPSW2G devicetree node Siddharth Vadapalli
2023-07-19  9:42   ` Ravi Gunasekaran [this message]
2023-07-10  9:43 ` [PATCH v2 2/2] arm64: dts: ti: k3-j721s2: Add overlay to enable main CPSW2G with GESI Siddharth Vadapalli
2023-07-19  9:45   ` Ravi Gunasekaran
2023-07-19  9:48     ` Krzysztof Kozlowski
2023-07-24 17:56   ` Nishanth Menon
2023-07-25  5:01     ` Siddharth Vadapalli

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=cc1c4212-df44-61ca-2e34-2c3cd3a565cf@ti.com \
    --to=r-gunasekaran@ti.com \
    --cc=afd@ti.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=kristo@kernel.org \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=nm@ti.com \
    --cc=robh+dt@kernel.org \
    --cc=s-vadapalli@ti.com \
    --cc=srk@ti.com \
    --cc=vigneshr@ti.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®