From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7A37A3E1203 for ; Tue, 17 Mar 2026 15:07:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773760040; cv=none; b=fjgRYrAZa8FcNm2z5YEBEkto9F0qQZna1QIg3U3Fdv/UgeSHZ1XvtHigRVuHO+oYSgb9IHhWNBv2/Os/SSkyrghDD2op2Br95P5wVWv8Ox5iolzPn2piIc8MTKIdQNy7WXkSLwtZ+2PnmGF3i52CTDHha2zsdpc4gPLzl1EzBaI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773760040; c=relaxed/simple; bh=Iv/a4IgbzJgm6NP1RXA/rQfgyglwxFeOlAZc2sejIkY=; h=Message-ID:Date:MIME-Version:From:Subject:To:Cc:References: In-Reply-To:Content-Type; b=XE4qrWibOf64T5bslJ+DpB2rtgm3XIWDvRtLu2vddg5YFo5gzH2dk76xTrtiQOnkGj9Kmf4JI1I1XeuVah52vvC6xzagzcFoH54TaI0H/x3vz3NZ7MJ/EABc8m9lo0hrtZBxs+OpIaYN/TqiCRkk5+xkCN2mBT8nwLUgksh0eng= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=GKceOj4d; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="GKceOj4d" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-439b9cf8cb5so6575277f8f.0 for ; Tue, 17 Mar 2026 08:07:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1773760038; x=1774364838; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:from:to:cc:subject:date:message-id :reply-to; bh=Zm0ZtV2qY3lSQlH2YKeSIbYlq5LZMAlOCxYEN5/copQ=; b=GKceOj4dhZGIXWlooH+yDKtbH6mm536RE1rqo6Us2fGVeGlfxRC3Za59XXBBaJ3Z9D I62kEAmB+GKRefJV43yOU+V1dS05EkZcZNyEWGnMf0IFXjDY28p2MSXuXssoVPK9KElY OZityYBKWfo+GFHpwMI5mOvWAkGiG45hVr31ptcaMKxOJ3Ffs+M5xGqUOCTIHClq2Ovd /s294D+V/KdY7qFsyjw9Ps0AYiyRfrzMXHK5Rj3RKsKqiPA2Xy+1Sxpmchc54TxNWfY3 MToTTt6H7uzyUT7QLZASrWxwgAPniGaAXEOL1i1R6EBYVbZBdkHmlsiOLEuxHDAbtcZs Dx8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773760038; x=1774364838; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Zm0ZtV2qY3lSQlH2YKeSIbYlq5LZMAlOCxYEN5/copQ=; b=Hvx38HEOKI6UkNOauntrKMNLdvgsNSDOUR226XZtvCc6MOg8qyECbo0/jZUXaBgDvn Q+cRs6DiWVgkcYjKxdKz9ei7nZEH/RgdLt3GvbmZzEuKDEZ65P5Xs8a2oxstOScTGzsF bqJtkUl2CB2FG/HCE0tMA4eKEH5+FPUv673Lwj5/V7D1COwg9a9nZYqqi5HaM6xpu4oG z/NTKykRDTKzQnv7jq4iK45vKXk+4d2Vc2qtb7CUPywC4p3Qgkqb6rlYW7CTuDihb7i4 W0obNYou729GKHhbkpZ23AG+6fv7SXNrNQoH/C8tPwdKXSKFePFzH2pHABMph3swc5KV p4hg== X-Forwarded-Encrypted: i=1; AJvYcCXUsaj9hKEji/ZzfQ3G6tJAnU7pTT5U7xqoywBcOKzm/TENSBmb3NZBgXSbV6AMDI8ENiyZLysR7vwOzb0=@vger.kernel.org X-Gm-Message-State: AOJu0Yzdld4IFnaqqMRYeAsX7isNXQyLOwFzptjV1Nhh2BWF7NLRU/pE Q1WU/OZmja8LsXFSp8vJhsu9oU9Om4hO+8pmc0F4VclqmIn5CcMk5LkCzNPRDydWdm8= X-Gm-Gg: ATEYQzxF14cRRGlk3+ZOnhP+urwrN/bMZ33KRZax8YoVr+U5wiNOHD5MMOcfQIvG/8c 9uZGANxI8MTFWa4WQXKA0yiocREvCdZhO6IpXIWa65VswJpzHpD/9r992ixBe3QRDCIKrERjm+2 rYuRx9Xa5/6bow/Oe6zw7GWOwWh0MmRUn1fumiOGbgKT7SVLNawUXt6ewa3XIRYQjtWHwz7yhCY B8ybJmHTk9WVVppAh0c47i8lJyXZZjpeThKFmVVRLDRvylvbWJeJdZYtR/8pL/68De8J9V8OhMj wOEzC0DbBP9pZaGdXVOvfy5ELEyGoHKNlAjvywcVRNHZzZNVFFtKBldtGjs3wc+GeuR+v0GqFuI KYlt2nt0B0KPiSetlIu7jqdQojxQY/fyz44rGMJcHdZnm/4d+5m/1FNsHyLhCY5RF0Hu1wzLmYU nxb3A8epE0tdWMVV1tvgiEYZ1HzaTi5oKMgG+YZq6BCTrCbK5YttJG8eXsiXBJpXKuEETyj0f67 3qrRb0= X-Received: by 2002:a05:6000:40db:b0:439:beee:43be with SMTP id ffacd0b85a97d-43a04d8805cmr30967537f8f.24.1773760037631; Tue, 17 Mar 2026 08:07:17 -0700 (PDT) Received: from ?IPV6:2a01:e0a:106d:1080:c778:639f:c042:aa01? ([2a01:e0a:106d:1080:c778:639f:c042:aa01]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5184957bsm176539f8f.5.2026.03.17.08.07.15 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 17 Mar 2026 08:07:16 -0700 (PDT) Message-ID: Date: Tue, 17 Mar 2026 16:07:15 +0100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird From: Neil Armstrong Reply-To: Neil Armstrong Subject: Re: [PATCH 5/6] arm64: dts: qcom: sm8650: Fix GIC_ITS range length To: Konrad Dybcio , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Tengfei Fan , Dmitry Baryshkov , Jingyi Wang , Luca Weiss , Vinod Koul , Dmitry Baryshkov , Sai Prakash Ranjan , Abel Vesa , Raviteja Laggyshetty , Melody Olvera , Taniya Das Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jishnu Prakash , Konrad Dybcio References: <20260317-topic-its_range_fixup-v1-0-49be8076adb1@oss.qualcomm.com> <20260317-topic-its_range_fixup-v1-5-49be8076adb1@oss.qualcomm.com> Content-Language: en-US, fr Autocrypt: addr=neil.armstrong@linaro.org; keydata= xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB AAHNKk5laWwgQXJtc3Ryb25nIDxuZWlsLmFybXN0cm9uZ0BsaW5hcm8ub3JnPsLAkQQTAQoA OwIbIwULCQgHAwUVCgkICwUWAgMBAAIeAQIXgBYhBInsPQWERiF0UPIoSBaat7Gkz/iuBQJk Q5wSAhkBAAoJEBaat7Gkz/iuyhMIANiD94qDtUTJRfEW6GwXmtKWwl/mvqQtaTtZID2dos04 YqBbshiJbejgVJjy+HODcNUIKBB3PSLaln4ltdsV73SBcwUNdzebfKspAQunCM22Mn6FBIxQ GizsMLcP/0FX4en9NaKGfK6ZdKK6kN1GR9YffMJd2P08EO8mHowmSRe/ExAODhAs9W7XXExw UNCY4pVJyRPpEhv373vvff60bHxc1k/FF9WaPscMt7hlkbFLUs85kHtQAmr8pV5Hy9ezsSRa GzJmiVclkPc2BY592IGBXRDQ38urXeM4nfhhvqA50b/nAEXc6FzqgXqDkEIwR66/Gbp0t3+r yQzpKRyQif3OwE0ETVkGzwEIALyKDN/OGURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYp QTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXMcoJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+ SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hiSvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY 4yG6xI99NIPEVE9lNBXBKIlewIyVlkOaYvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoM Mtsyw18YoX9BqMFInxqYQQ3j/HpVgTSvmo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUX oUk33HEAEQEAAcLAXwQYAQIACQUCTVkGzwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfn M7IbRuiSZS1unlySUVYu3SD6YBYnNi3G5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa3 3eDIHu/zr1HMKErm+2SD6PO9umRef8V82o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCS KmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy 4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJC3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTT QbM0WUIBIcGmq38+OgUsMYu4NzLu7uZFAcmp6h8g Organization: Linaro In-Reply-To: <20260317-topic-its_range_fixup-v1-5-49be8076adb1@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 3/17/26 15:41, Konrad Dybcio wrote: > From: Konrad Dybcio > > Currently, the GITS_SGIR register is cut off. Fix it up. > > Fixes: d2350377997f ("arm64: dts: qcom: add initial SM8650 dtsi") > Signed-off-by: Konrad Dybcio > --- > arch/arm64/boot/dts/qcom/sm8650.dtsi | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qcom/sm8650.dtsi > index 357e43b90740..e411f5b770d1 100644 > --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi > @@ -7219,7 +7219,7 @@ ppi_cluster2: interrupt-partition-2 { > > gic_its: msi-controller@17140000 { > compatible = "arm,gic-v3-its"; > - reg = <0 0x17140000 0 0x20000>; > + reg = <0 0x17140000 0 0x40000>; > > msi-controller; > #msi-cells = <1>; > Good finding, indeed the ITS code would remap phys_base + SZ_128K for sgir already which is out of the original range. Reviewed-by: Neil Armstrong Thanks, Neil