From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E422D46BF for ; Mon, 27 Jan 2025 14:05:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737986758; cv=none; b=JVHcjOt4cYlHnYPkJSTJRL3DhPgz1chiu1B6/EjQrsYD43ir+UvAASapGVEYT4wJ80oS+XRj/xP+uMC+KiI3jYB7os4LMsTZQ0WWmyzEPGnqzZwb7r7FWMvO6eKN3lXKm+Kq0wHj1nkORQcet6EtTo2g+ZEdnYNaLJJFTAUsSKE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737986758; c=relaxed/simple; bh=SND6uGvEPvfnUqX/+92sbJDudJspWViGzgfQq8nn0SM=; h=Message-ID:Date:MIME-Version:From:Subject:To:Cc:References: In-Reply-To:Content-Type; b=Z1HVCrVae4R/dyF/RViJhjbpwMK16kenFJO6OeKKs2OCfAni0s468hh3ipNnkKWjIWAVFhLS9FUFys07erBGKghD2p84fUQuQVfEalo6eJksVD7mIqsXFRy8KLJbWUiA0xFtF8kcGTrEd051Tskt0YHd0q/j8yHMMwHBsEud6TU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=iCS7nPIc; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="iCS7nPIc" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-4361b0ec57aso47928315e9.0 for ; Mon, 27 Jan 2025 06:05:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1737986755; x=1738591555; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:from:to:cc:subject:date:message-id :reply-to; bh=YmIECpzivJaX0vHkARDWli/xyjmyuprRkzh5c2QSGfE=; b=iCS7nPIchSL+6YOF2YsJxRpZm+8nMMuCL8QZgZWRqJ/2Xh3Y4WeN2ZJHOT2ZWjt2Sw Q32b9yo7oHXswBO0z58n67HP+V/hKCwufzYEJdsX++UvtDdsnRpplKEzfSnHThVdcDaT E96Dh8nC5Ha4mDvLDBxZD83KBS/eZ734UjCLKH5BlP9fIQo3cK0/X9WwjQet2+fbofyr Et2lwUChDmIVsqEzEI0WOG9K2DE+5gnDx9vhU+Nkbu87cq2aHCS5NpHsjZcAY6+LMbYP Wx2WQ9nx07wCNlhbc9qKi6qb/IkGbEKhaLDweuyGB+rQmXe6ce7OisWxjaZyGdWorMbk +Edw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737986755; x=1738591555; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:x-gm-message-state:from:to:cc:subject :date:message-id:reply-to; bh=YmIECpzivJaX0vHkARDWli/xyjmyuprRkzh5c2QSGfE=; b=wxbtlKHd7JbqiBioxDRn0GUBThlhvwkIW/qudSQVYJ7mMp6XUgbbJn6NR43cy6rxxq xHIepDKgRXDq12BstwTKiesFn3aMeYa1+oFaOjgNBx105wzcsJpO5r5uDg58l4nQyuK8 bqngKU8HVSrb6rh7K70ywqIJA0YHqvdHoC8tsHxsHpAFR6BD7G9mrcN6YD9rUkRh0zTt auT7+3VpVlurjqNAcQwQfQB1wDSjH61fUDX7mn5nwJLmP1tT72kgTdYpF/8RatcFQFN5 YLNT2oSz86miuo2iBt50qDwLjK2zNsl/TKuIGn9TFNwgOHsR+PKoGPY+StxGVlVPyu8X ad2w== X-Forwarded-Encrypted: i=1; AJvYcCVvBRN/nlyGWtpDCv5zlo/gr0bfJeEluRt7Udx0IggzGUHosp0pH+SY9EaTiDn+2Yw8c3Jc38DCRTqSmMw=@vger.kernel.org X-Gm-Message-State: AOJu0YxtgH9qpJFUKBic28Q4DM8MW1lWnisWFdszYOG+Lpw1LbQtga2z yfSN9Tu46xn5AZ1nm3DJrk2XMV73Yjiv/4821cTdpyKKk0hI2QKOGMrXQUA7aus= X-Gm-Gg: ASbGnct+6ABmshhBNZDNrZyIIMmOrb74SI3JkI4+2RAbymRFNLWbKXCxSpyXHMezl5Z a+3K0ej6xAvGyygCG0KSZ5i6XaK6aFOSBJmwNgZsAFSTlxeLQw7l8yNMRKdMMgY1od/xlRqYzO7 QMQ3tuQXaIZkcPQ6u7zkyDELkestygfnyiYs6SOXLCIl9jUJF9qpAa3CfisLmNxs7lldKjYCy02 9PBzPkS9MZ1MZWCWuI2scXGQCbOX8lfpwg7oONhYXUDSYJ6EmmIBmQ0gMpCTHByB+sHlK4bZ4Z/ NLY7cbrK5LwUpdwMFRX0vqoszGgXrRgbMNXD3DEN3fwxC7wHTmtW/Ng= X-Google-Smtp-Source: AGHT+IEuX53cl5AhvFl6UxR4rx7guKL6qOB7LkFsvvryRf/3+O4uJts8oX0v2xXNAulQf8f7Q55JgA== X-Received: by 2002:a05:600c:1c83:b0:434:a746:9c82 with SMTP id 5b1f17b1804b1-438913be56bmr369166745e9.5.1737986755009; Mon, 27 Jan 2025 06:05:55 -0800 (PST) Received: from ?IPV6:2a01:e0a:982:cbb0:d5a2:c9a1:da0:83a4? ([2a01:e0a:982:cbb0:d5a2:c9a1:da0:83a4]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-438bd48ae29sm137326215e9.22.2025.01.27.06.05.54 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 27 Jan 2025 06:05:54 -0800 (PST) Message-ID: Date: Mon, 27 Jan 2025 15:05:53 +0100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird From: neil.armstrong@linaro.org Reply-To: neil.armstrong@linaro.org Subject: Re: [PATCH 00/24] ARM / arm64: dts: qcom: Use the header with DSI phy clock IDs To: Krzysztof Kozlowski , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20250127-dts-qcom-dsi-phy-clocks-v1-0-9d8ddbcb1c7f@linaro.org> Content-Language: en-US, fr Autocrypt: addr=neil.armstrong@linaro.org; keydata= xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB AAHNKk5laWwgQXJtc3Ryb25nIDxuZWlsLmFybXN0cm9uZ0BsaW5hcm8ub3JnPsLAkQQTAQoA OwIbIwULCQgHAwUVCgkICwUWAgMBAAIeAQIXgBYhBInsPQWERiF0UPIoSBaat7Gkz/iuBQJk Q5wSAhkBAAoJEBaat7Gkz/iuyhMIANiD94qDtUTJRfEW6GwXmtKWwl/mvqQtaTtZID2dos04 YqBbshiJbejgVJjy+HODcNUIKBB3PSLaln4ltdsV73SBcwUNdzebfKspAQunCM22Mn6FBIxQ GizsMLcP/0FX4en9NaKGfK6ZdKK6kN1GR9YffMJd2P08EO8mHowmSRe/ExAODhAs9W7XXExw UNCY4pVJyRPpEhv373vvff60bHxc1k/FF9WaPscMt7hlkbFLUs85kHtQAmr8pV5Hy9ezsSRa GzJmiVclkPc2BY592IGBXRDQ38urXeM4nfhhvqA50b/nAEXc6FzqgXqDkEIwR66/Gbp0t3+r yQzpKRyQif3OwE0ETVkGzwEIALyKDN/OGURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYp QTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXMcoJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+ SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hiSvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY 4yG6xI99NIPEVE9lNBXBKIlewIyVlkOaYvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoM Mtsyw18YoX9BqMFInxqYQQ3j/HpVgTSvmo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUX oUk33HEAEQEAAcLAXwQYAQIACQUCTVkGzwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfn M7IbRuiSZS1unlySUVYu3SD6YBYnNi3G5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa3 3eDIHu/zr1HMKErm+2SD6PO9umRef8V82o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCS KmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy 4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJC3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTT QbM0WUIBIcGmq38+OgUsMYu4NzLu7uZFAcmp6h8g Organization: Linaro In-Reply-To: <20250127-dts-qcom-dsi-phy-clocks-v1-0-9d8ddbcb1c7f@linaro.org> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 27/01/2025 14:47, Krzysztof Kozlowski wrote: > Use the header with DSI phy clock IDs to make code more readable. > Changes done with sed with alignment/wrapping fixups. Verified with > dtx_diff. > > Depends on: > https://lore.kernel.org/all/20250127132105.107138-1-krzysztof.kozlowski@linaro.org/ > > Please wait with merging till this hit mainline. > > Best regards, > Krzysztof > > --- > Krzysztof Kozlowski (24): > ARM: dts: qcom: msm8226: Use the header with DSI phy clock IDs > ARM: dts: qcom: msm8974: Use the header with DSI phy clock IDs > ARM: dts: qcom: msm8916: Use the header with DSI phy clock IDs > arm64: dts: qcom: msm8917: Use the header with DSI phy clock IDs > arm64: dts: qcom: msm8939: Use the header with DSI phy clock IDs > arm64: dts: qcom: msm8953: Use the header with DSI phy clock IDs > arm64: dts: qcom: msm8976: Use the header with DSI phy clock IDs > arm64: dts: qcom: msm8996: Use the header with DSI phy clock IDs > arm64: dts: qcom: msm8998: Use the header with DSI phy clock IDs > arm64: dts: qcom: qcm2290: Use the header with DSI phy clock IDs > arm64: dts: qcom: sc7180: Use the header with DSI phy clock IDs > arm64: dts: qcom: sc8180x: Use the header with DSI phy clock IDs > arm64: dts: qcom: sdm630: Use the header with DSI phy clock IDs > arm64: dts: qcom: sdm670: Use the header with DSI phy clock IDs > arm64: dts: qcom: sdm845: Use the header with DSI phy clock IDs > arm64: dts: qcom: sm6115: Use the header with DSI phy clock IDs > arm64: dts: qcom: sm6125: Use the header with DSI phy clock IDs > arm64: dts: qcom: sm6350: Use the header with DSI phy clock IDs > arm64: dts: qcom: sm8150: Use the header with DSI phy clock IDs > arm64: dts: qcom: sm8250: Use the header with DSI phy clock IDs > arm64: dts: qcom: sm8350: Use the header with DSI phy clock IDs > arm64: dts: qcom: sm8450: Use the header with DSI phy clock IDs > arm64: dts: qcom: sm8550: Use the header with DSI phy clock IDs > arm64: dts: qcom: sm8650: Use the header with DSI phy clock IDs > > arch/arm/boot/dts/qcom/qcom-msm8226.dtsi | 9 +++++---- > arch/arm/boot/dts/qcom/qcom-msm8974.dtsi | 21 +++++++++++++-------- > arch/arm64/boot/dts/qcom/msm8916.dtsi | 9 +++++---- > arch/arm64/boot/dts/qcom/msm8917.dtsi | 9 +++++---- > arch/arm64/boot/dts/qcom/msm8939.dtsi | 13 +++++++------ > arch/arm64/boot/dts/qcom/msm8953.dtsi | 17 +++++++++-------- > arch/arm64/boot/dts/qcom/msm8976.dtsi | 17 +++++++++-------- > arch/arm64/boot/dts/qcom/msm8996.dtsi | 21 +++++++++++++-------- > arch/arm64/boot/dts/qcom/msm8998.dtsi | 17 +++++++++-------- > arch/arm64/boot/dts/qcom/qcm2290.dtsi | 9 +++++---- > arch/arm64/boot/dts/qcom/sc7180.dtsi | 11 +++++++---- > arch/arm64/boot/dts/qcom/sc8180x.dtsi | 9 +++++---- > arch/arm64/boot/dts/qcom/sdm630.dtsi | 9 +++++---- > arch/arm64/boot/dts/qcom/sdm660.dtsi | 12 ++++++------ > arch/arm64/boot/dts/qcom/sdm670.dtsi | 16 +++++++++------- > arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 3 ++- > arch/arm64/boot/dts/qcom/sdm845-mtp.dts | 3 ++- > arch/arm64/boot/dts/qcom/sdm845.dtsi | 21 +++++++++++++-------- > arch/arm64/boot/dts/qcom/sm6115.dtsi | 8 +++++--- > arch/arm64/boot/dts/qcom/sm6125.dtsi | 8 +++++--- > arch/arm64/boot/dts/qcom/sm6350.dtsi | 8 +++++--- > arch/arm64/boot/dts/qcom/sm8150-hdk.dts | 3 ++- > arch/arm64/boot/dts/qcom/sm8150.dtsi | 17 +++++++++-------- > .../boot/dts/qcom/sm8250-xiaomi-elish-common.dtsi | 3 ++- > arch/arm64/boot/dts/qcom/sm8250.dtsi | 21 +++++++++++++-------- > arch/arm64/boot/dts/qcom/sm8350.dtsi | 15 +++++++++------ > arch/arm64/boot/dts/qcom/sm8450.dtsi | 21 +++++++++++++-------- > arch/arm64/boot/dts/qcom/sm8550.dtsi | 17 +++++++++-------- > arch/arm64/boot/dts/qcom/sm8650.dtsi | 17 +++++++++-------- > 29 files changed, 210 insertions(+), 154 deletions(-) > --- > base-commit: 1df6c90cce2d90ca54e18b498e7d8928d07ee0dd > change-id: 20250127-dts-qcom-dsi-phy-clocks-79c6968df235 > > Best regards, Thanks ! Reviewed-by: Neil Armstrong