From: Mario Limonciello <mario.limonciello@amd.com>
To: "Gautham R. Shenoy" <gautham.shenoy@amd.com>,
"Rafael J . Wysocki" <rafael@kernel.org>,
Viresh Kumar <viresh.kumar@linaro.org>,
K Prateek Nayak <kprateek.nayak@amd.com>
Cc: linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org
Subject: Re: [PATCH v3 06/12] amd-pstate: Add sysfs support for floor_freq and floor_count
Date: Tue, 24 Mar 2026 16:39:13 -0500 [thread overview]
Message-ID: <d79f8a3b-7280-42c1-91d0-403534d502a1@amd.com> (raw)
In-Reply-To: <20260320144321.18543-7-gautham.shenoy@amd.com>
On 3/20/26 09:43, Gautham R. Shenoy wrote:
> When Floor Performance feature is supported by the platform, expose
> two sysfs files:
>
> * amd_pstate_floor_freq to allow userspace to request the floor
> frequency for each CPU.
>
> * amd_pstate_floor_count which advertises the number of distinct
> levels of floor frequencies supported on this platform.
>
> Reset the floor_perf to bios_floor_perf in the suspend, offline, and
> exit paths, and restore the value to the cached user-request
> floor_freq on the resume and online paths mirroring how bios_min_perf
> is handled for MSR_AMD_CPPC_REQ.
>
> Signed-off-by: Gautham R. Shenoy <gautham.shenoy@amd.com>
> ---
> drivers/cpufreq/amd-pstate.c | 93 +++++++++++++++++++++++++++++++++---
> drivers/cpufreq/amd-pstate.h | 2 +
> 2 files changed, 89 insertions(+), 6 deletions(-)
>
> diff --git a/drivers/cpufreq/amd-pstate.c b/drivers/cpufreq/amd-pstate.c
> index 53b8173ff183..a068c4457a8f 100644
> --- a/drivers/cpufreq/amd-pstate.c
> +++ b/drivers/cpufreq/amd-pstate.c
> @@ -383,8 +383,10 @@ static int amd_pstate_init_floor_perf(struct cpufreq_policy *policy)
> return ret;
> }
>
> - cpudata->bios_floor_perf = floor_perf;
>
> + cpudata->bios_floor_perf = floor_perf;
Double check the whitespace between 5 and 6; I wouldn't expect this line
to ping pong.
> + cpudata->floor_freq = perf_to_freq(cpudata->perf, cpudata->nominal_freq,
> + floor_perf);
> return 0;
> }
>
> @@ -1288,6 +1290,46 @@ static ssize_t show_energy_performance_preference(
> return sysfs_emit(buf, "%s\n", energy_perf_strings[preference]);
> }
>
> +static ssize_t store_amd_pstate_floor_freq(struct cpufreq_policy *policy,
> + const char *buf, size_t count)
> +{
> + struct amd_cpudata *cpudata = policy->driver_data;
> + union perf_cached perf = READ_ONCE(cpudata->perf);
> + unsigned int freq;
> + u8 floor_perf;
> + int ret;
> +
> + ret = kstrtouint(buf, 0, &freq);
> + if (ret)
> + return ret;
> +
> + if (freq < policy->cpuinfo.min_freq || freq > policy->max)
> + return -EINVAL;
> +
> + floor_perf = freq_to_perf(perf, cpudata->nominal_freq, freq);
> + ret = amd_pstate_set_floor_perf(policy, floor_perf);
> +
> + if (!ret)
> + cpudata->floor_freq = freq;
> +
> + return ret ?: count;
> +}
> +
> +static ssize_t show_amd_pstate_floor_freq(struct cpufreq_policy *policy, char *buf)
> +{
> + struct amd_cpudata *cpudata = policy->driver_data;
> +
> + return sysfs_emit(buf, "%u\n", cpudata->floor_freq);
> +}
> +
> +static ssize_t show_amd_pstate_floor_count(struct cpufreq_policy *policy, char *buf)
> +{
> + struct amd_cpudata *cpudata = policy->driver_data;
> + u8 count = cpudata->floor_perf_cnt;
> +
> + return sysfs_emit(buf, "%u\n", count);
> +}
> +
> cpufreq_freq_attr_ro(amd_pstate_max_freq);
> cpufreq_freq_attr_ro(amd_pstate_lowest_nonlinear_freq);
>
> @@ -1296,6 +1338,8 @@ cpufreq_freq_attr_ro(amd_pstate_prefcore_ranking);
> cpufreq_freq_attr_ro(amd_pstate_hw_prefcore);
> cpufreq_freq_attr_rw(energy_performance_preference);
> cpufreq_freq_attr_ro(energy_performance_available_preferences);
> +cpufreq_freq_attr_rw(amd_pstate_floor_freq);
> +cpufreq_freq_attr_ro(amd_pstate_floor_count);
>
> struct freq_attr_visibility {
> struct freq_attr *attr;
> @@ -1320,6 +1364,12 @@ static bool epp_visibility(void)
> return cppc_state == AMD_PSTATE_ACTIVE;
> }
>
> +/* Determines whether amd_pstate_floor_freq related attributes should be visible */
> +static bool floor_freq_visibility(void)
> +{
> + return cpu_feature_enabled(X86_FEATURE_CPPC_PERF_PRIO);
> +}
> +
> static struct freq_attr_visibility amd_pstate_attr_visibility[] = {
> {&amd_pstate_max_freq, always_visible},
> {&amd_pstate_lowest_nonlinear_freq, always_visible},
> @@ -1328,6 +1378,8 @@ static struct freq_attr_visibility amd_pstate_attr_visibility[] = {
> {&amd_pstate_hw_prefcore, prefcore_visibility},
> {&energy_performance_preference, epp_visibility},
> {&energy_performance_available_preferences, epp_visibility},
> + {&amd_pstate_floor_freq, floor_freq_visibility},
> + {&amd_pstate_floor_count, floor_freq_visibility},
> };
>
> static struct freq_attr **get_freq_attrs(void)
> @@ -1748,24 +1800,39 @@ static int amd_pstate_epp_set_policy(struct cpufreq_policy *policy)
>
> static int amd_pstate_cpu_online(struct cpufreq_policy *policy)
> {
> - return amd_pstate_cppc_enable(policy);
> + struct amd_cpudata *cpudata = policy->driver_data;
> + union perf_cached perf = READ_ONCE(cpudata->perf);
> + u8 cached_floor_perf;
> + int ret;
> +
> + ret = amd_pstate_cppc_enable(policy);
> + if (ret)
> + return ret;
> +
> + cached_floor_perf = freq_to_perf(perf, cpudata->nominal_freq, cpudata->floor_freq);
> + return amd_pstate_set_floor_perf(policy, cached_floor_perf);
> }
>
> static int amd_pstate_cpu_offline(struct cpufreq_policy *policy)
> {
> struct amd_cpudata *cpudata = policy->driver_data;
> union perf_cached perf = READ_ONCE(cpudata->perf);
> + int ret;
>
> /*
> * Reset CPPC_REQ MSR to the BIOS value, this will allow us to retain the BIOS specified
> * min_perf value across kexec reboots. If this CPU is just onlined normally after this, the
> * limits, epp and desired perf will get reset to the cached values in cpudata struct
> */
> - return amd_pstate_update_perf(policy, perf.bios_min_perf,
> + ret = amd_pstate_update_perf(policy, perf.bios_min_perf,
> FIELD_GET(AMD_CPPC_DES_PERF_MASK, cpudata->cppc_req_cached),
> FIELD_GET(AMD_CPPC_MAX_PERF_MASK, cpudata->cppc_req_cached),
> FIELD_GET(AMD_CPPC_EPP_PERF_MASK, cpudata->cppc_req_cached),
> false);
> + if (ret)
> + return ret;
> +
> + return amd_pstate_set_floor_perf(policy, cpudata->bios_floor_perf);
> }
>
> static int amd_pstate_suspend(struct cpufreq_policy *policy)
> @@ -1787,6 +1854,10 @@ static int amd_pstate_suspend(struct cpufreq_policy *policy)
> if (ret)
> return ret;
>
> + ret = amd_pstate_set_floor_perf(policy, cpudata->bios_floor_perf);
> + if (ret)
> + return ret;
> +
> /* set this flag to avoid setting core offline*/
> cpudata->suspended = true;
>
> @@ -1798,15 +1869,24 @@ static int amd_pstate_resume(struct cpufreq_policy *policy)
> struct amd_cpudata *cpudata = policy->driver_data;
> union perf_cached perf = READ_ONCE(cpudata->perf);
> int cur_perf = freq_to_perf(perf, cpudata->nominal_freq, policy->cur);
> + u8 cached_floor_perf;
> + int ret;
>
> /* Set CPPC_REQ to last sane value until the governor updates it */
> - return amd_pstate_update_perf(policy, perf.min_limit_perf, cur_perf, perf.max_limit_perf,
> - 0U, false);
> + ret = amd_pstate_update_perf(policy, perf.min_limit_perf, cur_perf, perf.max_limit_perf,
> + 0U, false);
> + if (ret)
> + return ret;
> +
> + cached_floor_perf = freq_to_perf(perf, cpudata->nominal_freq, cpudata->floor_freq);
> + return amd_pstate_set_floor_perf(policy, cached_floor_perf);
> }
>
> static int amd_pstate_epp_resume(struct cpufreq_policy *policy)
> {
> struct amd_cpudata *cpudata = policy->driver_data;
> + union perf_cached perf = READ_ONCE(cpudata->perf);
> + u8 cached_floor_perf;
>
> if (cpudata->suspended) {
> int ret;
> @@ -1819,7 +1899,8 @@ static int amd_pstate_epp_resume(struct cpufreq_policy *policy)
> cpudata->suspended = false;
> }
>
> - return 0;
> + cached_floor_perf = freq_to_perf(perf, cpudata->nominal_freq, cpudata->floor_freq);
> + return amd_pstate_set_floor_perf(policy, cached_floor_perf);
> }
>
> static struct cpufreq_driver amd_pstate_driver = {
> diff --git a/drivers/cpufreq/amd-pstate.h b/drivers/cpufreq/amd-pstate.h
> index f04561da4518..2f7a96836fcd 100644
> --- a/drivers/cpufreq/amd-pstate.h
> +++ b/drivers/cpufreq/amd-pstate.h
> @@ -72,6 +72,7 @@ struct amd_aperf_mperf {
> * @max_limit_freq: Cached value of policy->max (in khz)
> * @nominal_freq: the frequency (in khz) that mapped to nominal_perf
> * @lowest_nonlinear_freq: the frequency (in khz) that mapped to lowest_nonlinear_perf
> + * @floor_freq: Cached value of the user requested floor_freq
> * @cur: Difference of Aperf/Mperf/tsc count between last and current sample
> * @prev: Last Aperf/Mperf/tsc count value read from register
> * @freq: current cpu frequency value (in khz)
> @@ -101,6 +102,7 @@ struct amd_cpudata {
> u32 max_limit_freq;
> u32 nominal_freq;
> u32 lowest_nonlinear_freq;
> + u32 floor_freq;
>
> struct amd_aperf_mperf cur;
> struct amd_aperf_mperf prev;
next prev parent reply other threads:[~2026-03-24 21:39 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-20 14:43 [PATCH v3 00/12] amd-pstate: Introduce AMD CPPC Performance Priority Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 01/12] amd-pstate: Fix memory leak in amd_pstate_epp_cpu_init() Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 02/12] amd-pstate: Update cppc_req_cached in fast_switch case Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 03/12] amd-pstate: Make certain freq_attrs conditionally visible Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 04/12] x86/cpufeatures: Add AMD CPPC Performance Priority feature Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 05/12] amd-pstate: Add support for CPPC_REQ2 and FLOOR_PERF Gautham R. Shenoy
2026-03-24 21:38 ` Mario Limonciello
2026-03-25 4:09 ` K Prateek Nayak
2026-03-25 4:18 ` K Prateek Nayak
2026-03-26 11:30 ` Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 06/12] amd-pstate: Add sysfs support for floor_freq and floor_count Gautham R. Shenoy
2026-03-24 21:39 ` Mario Limonciello [this message]
2026-03-20 14:43 ` [PATCH v3 07/12] amd-pstate: Introduce a tracepoint trace_amd_pstate_cppc_req2() Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 08/12] amd-pstate-ut: Add ability to run a single testcase Gautham R. Shenoy
2026-03-23 20:21 ` Mario Limonciello (AMD) (kernel.org)
2026-03-24 4:29 ` Gautham R. Shenoy
2026-03-24 4:34 ` Mario Limonciello
2026-03-25 4:28 ` K Prateek Nayak
2026-03-25 13:45 ` Mario Limonciello
2026-03-26 11:29 ` Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 09/12] amd-pstate-ut: Add a testcase to validate the visibility of driver attributes Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 10/12] Documentation/amd-pstate: List amd_pstate_hw_prefcore sysfs file Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 11/12] Documentation/amd-pstate: List amd_pstate_prefcore_ranking " Gautham R. Shenoy
2026-03-20 14:43 ` [PATCH v3 12/12] Documentation/amd-pstate: Add documentation for amd_pstate_floor_{freq,count} Gautham R. Shenoy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d79f8a3b-7280-42c1-91d0-403534d502a1@amd.com \
--to=mario.limonciello@amd.com \
--cc=gautham.shenoy@amd.com \
--cc=kprateek.nayak@amd.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=rafael@kernel.org \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®