From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4964421D3D9 for ; Mon, 15 Sep 2025 10:58:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757933940; cv=none; b=L6snBlJQxtC6A2zsKl6aAJmuMMM682OFBQZCxRkY1QcH2oBMDvycnZuSHAM6iuCNX1KLVT3BEZBmyVB3V14/FN35l+eLu7nMwoL/ruFkcNWtRaEIJzHvukVrJqWyw9S1FF+Co4J5RR0RWOFmdXa2CzE/tiTCP4TWgxwXzLqUAJ4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757933940; c=relaxed/simple; bh=tEh8ZoBXLUGU5jPXVKCduCcrrcA3PMn3JN5BnZgScxY=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=XeFXz6IC9Ra0CFopHeiznIpRYMffB8jtA2t6T4U6Af2qke3IagYkW1ISQc09uym8mdVwPX+WD+kV2+lrYFTDiZO++jBMolXGwM1tz5umVD1ocuk/94jrha2SLYAnd9sjA416sUr97B/9zZ6nAdLhrAMpa3WpIsRxV8VWnkxyz1U= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nQn4rFQP; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nQn4rFQP" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-3ea115556b2so775658f8f.2 for ; Mon, 15 Sep 2025 03:58:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1757933937; x=1758538737; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=XAynPQhGGigAoLGUsNG/nP7nnU/F6joYqW8ReXsj3TQ=; b=nQn4rFQPF/cA/sB5OdFIegHt/pI/AP0qLmMhFzE6cR6xnx51Y/7rdtOIKXcDMqVfyo CE0EYzSakJxW/LsbT7yABwHReSF69ooOb/oPuRUC3oyJHLRppo3Rqmv+o7cbrK5HY4PI xH5SMqAsBmGqg+BwZdvt1LLjwwE+0s90uTg68wmJ//aQvrt/P8IS09JFZeDADnTUDm61 6qxRviUyNxzTc0AxjF1L/uZn6CVBYARQD1S4jOXeFuTk5LPQdfH2ZuaF4icWJiNwMCe/ HZP9TxKtkS5ar1kDQqFx5WK4+sd5OPUa9+OfGYCwmNP+23xouVYm2bjLX0IxtvS16oib i9Ww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757933937; x=1758538737; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=XAynPQhGGigAoLGUsNG/nP7nnU/F6joYqW8ReXsj3TQ=; b=ZbYXHkMeqU+nyJA7cGmyzJRdKdzJ+iBg2lgtwVZqijI7/7XJJTxcYTX9Kvhl3SRPe0 S0yOqdCXQtqslHuF4UMd+hx3B52bRQY96RxPg9lTcFElddbhowT6NkCtwSV3dyFvOi5p KA13sfsLM09UiL31f5s8lOJqdRD4vt9rCelrlo/zM2WHAsLH32lZcSRnZRpRGflNEybw f4wWRkbDyw3gnnXxRWmUpnXRLV+f64ATJcxKwLtJEuXVkx1uGUeWDJvSdfSVhTIK1jpS BTWbExmkDI8if4LeAjP2OmUnpBZYU0J8/nmyNyuHgA+aKaA01l83pq+Np+/xzaNMmw9m IANg== X-Forwarded-Encrypted: i=1; AJvYcCVnR/JIgFuk5l6kZtvNfLjZsRrKjOQLbrPHRADfiWUPprlP7LdZHqck20DOj7Lrlmcc7L4zv7YMofy+iZg=@vger.kernel.org X-Gm-Message-State: AOJu0YxJBIM/hezNQuHBW4U99uY3AMdigk+Fl7wSlBXAqSG8/o3r3Dfz MqmEwsXN1WsXWTep9papvOpJvEdg8ASOqYkoUzvTiqSzCr5h2UxpAV7faPT373ijOag= X-Gm-Gg: ASbGnctzbiL36EHMjiX6theyjKrqAssOmd8NVx2zL/C1c2mUoFMaqcoCEAzTPY0R1pd 9fGOywEqSFCVxXKqGz34lI2IKXBL2m5CnkIdVGCpazGYc02qcmYwn5VnJwJBcTNoWrAQRaT+q2q opkPZ1KOHi1P/bmJ4oL1OS0wPIVFiE7hLmnwtGHPbTbNRaXrVjKT9zwGNeVTFn/mph0r1e2liUR PQt+kH14sm0SaWauOo4taPwlPMMkJBM6uzhfX/vxr9h/uYMU0t/DGi8OmLJZmQ1u4k6lVf6psqg jkFpUqlUho/bOqx5dzS5Zu0F7fc3KFoJNWxSzD7X7zn3I837KyBs6q7k955TsF9VJrNArRSyf4H RfVltIQI6hc2bIUXXDk/UdXQZcuQ9VqB6KdTqYTBreXUvNlG4mqrT7SamxadEr05hSqE8nbvx4m WYMag4Bc+z95CkXYoSV6lkLK42Aczz/w== X-Google-Smtp-Source: AGHT+IFTNWcYzpONk7q5sHZJPcB+MjCfusTYtLZp44gnfW+zyeIpjyoAejs0bsdSiNwXO1ddWHKtJg== X-Received: by 2002:a05:6000:2b0f:b0:3e8:e7a6:e5bd with SMTP id ffacd0b85a97d-3e8e7a6ea8amr4633702f8f.36.1757933936590; Mon, 15 Sep 2025 03:58:56 -0700 (PDT) Received: from [192.168.0.19] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45e01865ff7sm94729955e9.2.2025.09.15.03.58.53 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 15 Sep 2025 03:58:55 -0700 (PDT) Message-ID: Date: Mon, 15 Sep 2025 11:58:52 +0100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 2/3] dt-bindings: clock: qcom: Add SM8750 video clock controller To: Taniya Das , Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Ajit Pandey , Imran Shaik , Jagadeesh Kona , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org References: <20250829-sm8750-videocc-v2-v2-0-4517a5300e41@oss.qualcomm.com> <20250829-sm8750-videocc-v2-v2-2-4517a5300e41@oss.qualcomm.com> From: Bryan O'Donoghue Content-Language: en-US In-Reply-To: <20250829-sm8750-videocc-v2-v2-2-4517a5300e41@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 29/08/2025 11:15, Taniya Das wrote: > Add compatible string for SM8750 video clock controller and the bindings > for SM8750 Qualcomm SoC. > > Signed-off-by: Taniya Das > Reviewed-by: Rob Herring (Arm) > --- > .../bindings/clock/qcom,sm8450-videocc.yaml | 5 ++- > include/dt-bindings/clock/qcom,sm8750-videocc.h | 40 ++++++++++++++++++++++ > 2 files changed, 44 insertions(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml > index fcd2727dae46711650fc8fe71221a06630040026..b31bd833552937fa896f69966cfe5c79d9cfdd21 100644 > --- a/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml > +++ b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml > @@ -7,7 +7,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml# > title: Qualcomm Video Clock & Reset Controller on SM8450 > > maintainers: > - - Taniya Das > + - Taniya Das > - Jagadeesh Kona > > description: | > @@ -17,6 +17,7 @@ description: | > See also: > include/dt-bindings/clock/qcom,sm8450-videocc.h > include/dt-bindings/clock/qcom,sm8650-videocc.h > + include/dt-bindings/clock/qcom,sm8750-videocc.h > > properties: > compatible: > @@ -25,6 +26,7 @@ properties: > - qcom,sm8475-videocc > - qcom,sm8550-videocc > - qcom,sm8650-videocc > + - qcom,sm8750-videocc Shouldn't this be qcom,pakala-videocc now ? --- bod