From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B6964B672 for ; Sat, 18 Oct 2025 00:20:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760746833; cv=none; b=rjU72fi8rrIOQKyDtFwsUtRJWs+BtUc+xd0nncc6ingo/zg4nAEiztZu4ZNpQkAsIDKrO2EBuYyxxOYYBZffMzB0XfwEbZCpVlDc7HgHJ2GcsAz93V74Z5DVp+Azieq3fHImKDVv0Iu8JGHaGK0CidaPbYsH9ZO4Dd8vyvjmHlw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760746833; c=relaxed/simple; bh=WvLGMq6zaEqJpDFxOd0WICtejDxrRPkTC0W5GIZXWRg=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=ggUm1eIzNYhaONFAySRfFn+T+UK5v9zcIUipcPG9CUlqPOFXDEPzup4+axsVr+RTkffFJqcwcPs6N7FUPH/Iyf8wACruXn+Ls6CpOO+NxbcxPRSGDx4a0JxBLSGosgEdnpnJ60D8aCKbqd7q1/9575QSR2+flYr8TNpayyXJ19Q= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=MXPI+bT2; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="MXPI+bT2" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59HJG9Ru004163 for ; Sat, 18 Oct 2025 00:20:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DjsyPZCjZ7kk7o9g7SmG+YtODp+fuqqn2GA/QpUkm0c=; b=MXPI+bT2vhUKjU85 seAudb4lWbh4zhIYJ4n7mtMLncvAGQy8hEB7AhZh4ouq/KGyZ9aHN1JbfAGLrdVw oS7PK7FhCPB0WeiR469ssPCk0xAUOqdNLnLmWBb7CSpTJhDH7fMYcaBtqFHtI1Yo sU8wdD9Wr/IY41E3KsiOvIeQr3trmAyhp5EOu7zVQe1SVV46xgHAkTshcpI/K0+M YYn0Daz8DLAnXxDpFwt/ayik4CnQ79u9nzUYbaRnK4GZPlQLhuJJAmQoVsBrYe6V 5NqccF0tXQgtcSlCTiJiVegzQHZoa/hBV3rCdVBj7SZ93XQkVe1zV/EE4LEm3VAr teVRDw== Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qg0cdvwt-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 18 Oct 2025 00:20:30 +0000 (GMT) Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-b5516e33800so3411815a12.0 for ; Fri, 17 Oct 2025 17:20:30 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760746830; x=1761351630; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=DjsyPZCjZ7kk7o9g7SmG+YtODp+fuqqn2GA/QpUkm0c=; b=IyQVVhCuKzmr1Kg9ZPb1Lr+mgsH/e866MsweSlDdn5cdqVsvQEcZ0FU/1j+UyLE2pn u2yVluEwSL76UecirTdkGrq4Vm4rqNpMkQ1EU/GgbgFCBtdnDso0uiSCA0/v9AUGXMPz p2hgjHf3e60RW0gGezpK18QWYP4HPv3DU9jPnCBB5JKI2Aze06hJfRFPbAq//6vSnEHS n9xaz7qtvtp1x8zRQiaT86Dr7NrTN5/ZbAxEza76EiUdFYMYwMYgrWY8AD+lYXtLQ2OC 2wofaSSlaUMZ5aU7kQ71KvnVd+9a2hKxchnWGyEp17gaVbnln6maNjPkXdoEN9dWDJCg lcRg== X-Forwarded-Encrypted: i=1; AJvYcCXvB6VnNSrhYYeREus0GIovVOWSgoWXwowMsxyRS1/kNq0dSWl8HDfa0qYNqrq87w6kBvY/gUCkmHqpVJk=@vger.kernel.org X-Gm-Message-State: AOJu0Yy5jNv/h80qyl8g2RJmsZxKHGZFICzZI90NoK/LJoDmpvEmAnrJ rEyu6k+FUa1jmYD5ths99OMbNuX3YHFIxmHR/xGifo64riaqmNAeN8kkpXBctZ+toE4fib0EkM6 ZlR7003fCTpe8TlFstU3Mk/PfBRt78w4kBtdxFE6bXGP5NgOJdMXN/QpMkjpup73xlzM= X-Gm-Gg: ASbGncvy8i4+MrNPmzG+pnlkQOsXZ6KFLK7YDM6vRaiS2KnAVNbrlUIZT8HxUyGYE9a dlk3E+0NZ3U+JAM/6a4DeCRn8rRC6oqK5nymbudeUUoEOF3J9xi8Yp/ocGCI612i7JhW4vfdyWs 8q51sTBkuONrT2DXFNq8OpSneAw+w03Qv2in0fRBheRV4yvUW6QkzzrplNhcZx5l11l9pN7Qunz pGuZRifdcQSgd6k14UeR8Ag+NxMQfsiaHP6iDdlu9Gy6Frmz6Lj1nKg+vQdXpJqs9GpZLAdbGKI juXO0yJ8gfNowXb+5t0EPnKwUcQOyEgC3y8u9l/ZT+GJj8P8Lr6Imhg06yikUC666ff+kvLzagY t1PtuEvhGCtD4m1ZVUHKUW/IclAr22uA3QFElvX7P X-Received: by 2002:a17:902:f691:b0:278:bfae:3244 with SMTP id d9443c01a7336-290cba4382amr68118955ad.54.1760746829955; Fri, 17 Oct 2025 17:20:29 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFh0Fb6P08hVeeiHZb3EJs27ayrDuP/pdtr+A0nVEst6kPRjwP0b3hwHB5SCbsS0Kix1+iX4w== X-Received: by 2002:a17:902:f691:b0:278:bfae:3244 with SMTP id d9443c01a7336-290cba4382amr68118775ad.54.1760746829523; Fri, 17 Oct 2025 17:20:29 -0700 (PDT) Received: from [10.73.53.19] (pat_11.qualcomm.com. [192.35.156.11]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29246fcbe80sm7840285ad.29.2025.10.17.17.20.27 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 17 Oct 2025 17:20:28 -0700 (PDT) Message-ID: Date: Fri, 17 Oct 2025 17:20:26 -0700 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.15.1 Subject: Re: [PATCH v5 02/10] dt-bindings: phy: qcom,qmp-usb: Add Glymur USB UNI PHY compatible Content-Language: en-US To: Krzysztof Kozlowski , krzk+dt@kernel.org, conor+dt@kernel.org, konrad.dybcio@oss.qualcomm.com, dmitry.baryshkov@oss.qualcomm.com, kishon@kernel.org, vkoul@kernel.org, gregkh@linuxfoundation.org, robh@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20251006222002.2182777-1-wesley.cheng@oss.qualcomm.com> <20251006222002.2182777-3-wesley.cheng@oss.qualcomm.com> <00408896-2e25-2dd1-6e6e-2195317ee7fb@oss.qualcomm.com> <14bc2a85-0f1d-3834-9b9c-32654348603a@oss.qualcomm.com> <387c707e-613d-433b-a76d-16ef10dabc59@kernel.org> <2a70f878-269c-1b40-2e8c-77b5851de9a1@oss.qualcomm.com> <99ab26d3-eb44-401d-8a7c-1d9efd2a1a10@kernel.org> From: Wesley Cheng In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Proofpoint-GUID: W9yvEOsQ_ksMZdLs3CFHaPvBpwFpzZ4y X-Proofpoint-ORIG-GUID: W9yvEOsQ_ksMZdLs3CFHaPvBpwFpzZ4y X-Authority-Analysis: v=2.4 cv=eaIwvrEH c=1 sm=1 tr=0 ts=68f2dd4e cx=c_pps a=rz3CxIlbcmazkYymdCej/Q==:117 a=ZdW6uxA9NKXbfdqeeS2OGA==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=JAPtGALJ81qCqeSEnE8A:9 a=QEXdDO2ut3YA:10 a=bFCP_H2QrGi7Okbo017w:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAyMiBTYWx0ZWRfX5eGUpHUsGGDg k9ZFYpBUgmtKAvvUrPF0aOtzsYWLwI3ElZ0kP4u4O+9aOYbcAMfDuDPUijqBWqm/DTTx8/xDRck iKQCyIX9HKi86r7Mz1F59cYpGhXoBxKFCWwe4qVgD1chEQmwqbLvVI6oyKQKKVEfL0jhrgfNjI7 cA/hB2XZ6eHwZvTPgAmP6Q0FB7ygOF8Byn+OJ4ZkLJ1RuQqHkN0JMS53CNFSN4WBRlgmuTA8QRU 6/1a/Dzu+h9vuEDinQIYxEGqWcBCoOXx5b9BC27YdtmKTJXm2o7xa+5JeBHxfAyigNyYE65QKRH gIDZ9JQLFDsNnod+kfwiwBZ5hhNS9cbWhQgUqjYfgl5HOtwFxQ4TVjgIzOjC8IDT+7OrWXaBfH2 DXw9eca/wRj0aYeZH21ySGF69PNIAQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-17_08,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 priorityscore=1501 spamscore=0 impostorscore=0 phishscore=0 adultscore=0 lowpriorityscore=0 clxscore=1015 suspectscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110022 On 10/16/2025 9:41 PM, Krzysztof Kozlowski wrote: > On 17/10/2025 02:15, Wesley Cheng wrote: >>>> Technically its all handling the same clock branch (CXO), we have the >>>> TCSR clkref register that allows us to gate the CXO to the USB PHY, as >>> >>> >>> Ah, exactly. Then clkref is not a clock. You need rather proper clock >>> hierarchy. >>> >>>> CXO is shared across several HW blocks, so it allows us to properly >>>> powerdown the PHY even though other clients are voting for CXO on. Then >>>> we obviously have to remove our vote to the overall CXO, so that it can >>>> potentially be shutdown. >>>> >>>> Maybe we can rename it to "clkref" for the CXO handle and >>>> "clkref_switch" for the TCSRCC handle? >>> >>> Naming is better, but it is still not correct. This is not independent >>> clock signal. It is the same clock. >>> >> >> Hmmm... I guess that's why I kept the same clkref tag, to denote that >> its the same clock, but one is a switch/gate for it. Would you happen >> to have any suggestions you might have that makes it clearer for >> everyone to understand? > To me it looks like: > > |-----| |-----------| |------------------| > |clock|------------|TCSRCC gate|-----------|clkref to this dev| > |-----| |-----------| |------------------| > > So you need proper clock controller for TCSR (TCSR Clock Controller, in > short TCSRCC, what a surprise!) which will take input, add gate and > produce clock for this device. > > Nothing non-standard, all Qualcomm SoCs have it, every other platform > has it in some way. > Hi Krzystof, Yes, the design is exactly how you outlined it above. How about clkref for the clock and tcsrcc_switch for the clkref switch? That removes any notation that the gate/switch is an actual clock... Thanks Wesley Cheng